Home
last modified time | relevance | path

Searched refs:gates (Results 1 – 23 of 23) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_meson_axg.c27 static struct meson_gate gates[] = { variable
56 if (clk->id >= ARRAY_SIZE(gates)) in meson_set_gate()
59 gate = &gates[clk->id]; in meson_set_gate()
268 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
H A Dclk_meson.c84 static struct meson_gate gates[] = { variable
212 if (id >= ARRAY_SIZE(gates)) in meson_set_gate_by_id()
215 gate = &gates[id]; in meson_set_gate_by_id()
785 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
/openbmc/u-boot/drivers/clk/sunxi/
H A Dclk_a80.c65 .gates = a80_gates,
70 .gates = a80_mmc_gates,
H A Dclk_v3s.c46 .gates = v3s_gates,
H A Dclk_a10s.c47 .gates = a10s_gates,
H A Dclk_h6.c49 .gates = h6_gates,
H A Dclk_sunxi.c19 return &priv->desc->gates[id]; in priv_to_gate()
H A Dclk_a10.c60 .gates = a10_gates,
H A Dclk_a23.c63 .gates = a23_gates,
H A Dclk_a64.c70 .gates = a64_gates,
H A Dclk_a83t.c67 .gates = a83t_gates,
H A Dclk_h3.c83 .gates = h3_gates,
H A Dclk_a31.c82 .gates = a31_gates,
H A Dclk_r40.c89 .gates = r40_gates,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mtk.c386 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_enable()
407 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_disable()
428 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_get_rate()
481 const struct mtk_gate *gates) in mtk_common_clk_gate_init() argument
490 priv->gates = gates; in mtk_common_clk_gate_init()
H A Dclk-mtk.h183 const struct mtk_gate *gates; member
194 const struct mtk_gate *gates);
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Drockchip.txt13 structure a matter of taste, as either all gates can be put into
15 the 10 individual gates containing 16 clocks each.
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dccu.h64 const struct ccu_clk_gate *gates; member
/openbmc/qemu/docs/specs/
H A Daspeed-intc.rst53 To support both AST2700 A1 and AST2700 A0, there are 10 OR gates in the INTC,
54 with gates 1 to 9 supporting GIC 128-136.
/openbmc/u-boot/board/tbs/tbs2910/
H A Dtbs2910.cfg15 /* set the default clock gates to save power */
/openbmc/u-boot/arch/arm/dts/
H A Dsun8i-a23-a33.dtsi593 compatible = "allwinner,sun8i-a23-apb0-gates-clk";
H A Dsun9i-a80.dtsi214 compatible = "allwinner,sun9i-a80-apbs-gates-clk";
H A Dsun6i-a31.dtsi1295 compatible = "allwinner,sun6i-a31-apb0-gates-clk";