Home
last modified time | relevance | path

Searched refs:gates (Results 1 – 25 of 71) sorted by relevance

123

/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dallwinner,sun4i-a10-gates-clk.yaml24 - const: allwinner,sun4i-a10-gates-clk
25 - const: allwinner,sun4i-a10-axi-gates-clk
26 - const: allwinner,sun4i-a10-ahb-gates-clk
27 - const: allwinner,sun5i-a10s-ahb-gates-clk
28 - const: allwinner,sun5i-a13-ahb-gates-clk
29 - const: allwinner,sun7i-a20-ahb-gates-clk
30 - const: allwinner,sun6i-a31-ahb1-gates-clk
31 - const: allwinner,sun8i-a23-ahb1-gates-clk
32 - const: allwinner,sun9i-a80-ahb0-gates-clk
33 - const: allwinner,sun9i-a80-ahb1-gates-clk
[all …]
H A Dallwinner,sun8i-h3-bus-gates-clk.yaml4 $id: http://devicetree.org/schemas/clock/allwinner,sun8i-h3-bus-gates-clk.yaml#
23 const: allwinner,sun8i-h3-bus-gates-clk
59 compatible = "allwinner,sun8i-h3-bus-gates-clk";
H A Drenesas,cpg-mstp-clocks.yaml13 The Clock Pulse Generator (CPG) can gate SoC device clocks. The gates are
14 organized in groups of up to 32 gates.
H A Dst,nomadik.txt7 PLLs and clock gates.
34 HCLK nodes: these represent the clock gates on individual
/openbmc/linux/drivers/clk/mvebu/
H A Dcommon.c193 struct clk **gates; member
211 to_clk_gate(__clk_get_hw(ctrl->gates[n])); in clk_gating_get_src()
213 return ctrl->gates[n]; in clk_gating_get_src()
271 ctrl->gates = kcalloc(ctrl->num_gates, sizeof(*ctrl->gates), in mvebu_clk_gating_setup()
273 if (WARN_ON(!ctrl->gates)) in mvebu_clk_gating_setup()
279 ctrl->gates[n] = clk_register_gate(NULL, desc[n].name, parent, in mvebu_clk_gating_setup()
282 WARN_ON(IS_ERR(ctrl->gates[n])); in mvebu_clk_gating_setup()
/openbmc/linux/drivers/clk/sunxi/
H A DMakefile16 obj-$(CONFIG_CLK_SUNXI_CLOCKS) += clk-simple-gates.o
20 obj-$(CONFIG_CLK_SUNXI_CLOCKS) += clk-sun8i-bus-gates.o
30 obj-$(CONFIG_CLK_SUNXI_PRCM_SUN6I) += clk-sun6i-apb0-gates.o
34 obj-$(CONFIG_CLK_SUNXI_PRCM_SUN8I) += clk-sun6i-apb0-gates.o
/openbmc/linux/net/nfc/nci/
H A Dhci.c696 const struct nci_hci_gate *gates) in nci_hci_dev_connect_gates() argument
701 r = nci_hci_connect_gate(ndev, gates->dest_host, in nci_hci_dev_connect_gates()
702 gates->gate, gates->pipe); in nci_hci_dev_connect_gates()
705 gates++; in nci_hci_dev_connect_gates()
729 if (ndev->hci_dev->init_data.gates[0].gate != NCI_HCI_ADMIN_GATE) in nci_hci_dev_session_init()
733 ndev->hci_dev->init_data.gates[0].dest_host, in nci_hci_dev_session_init()
734 ndev->hci_dev->init_data.gates[0].gate, in nci_hci_dev_session_init()
735 ndev->hci_dev->init_data.gates[0].pipe); in nci_hci_dev_session_init()
757 ndev->hci_dev->init_data.gates); in nci_hci_dev_session_init()
/openbmc/u-boot/drivers/clk/
H A Dclk_meson_axg.c27 static struct meson_gate gates[] = { variable
56 if (clk->id >= ARRAY_SIZE(gates)) in meson_set_gate()
59 gate = &gates[clk->id]; in meson_set_gate()
268 if (gates[id].reg != 0) { in meson_clk_get_rate_by_id()
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dallwinner,sun8i-a23-prcm.yaml32 - allwinner,sun8i-a23-apb0-gates-clk
75 const: allwinner,sun8i-a23-apb0-gates-clk
150 compatible = "allwinner,sun8i-a23-apb0-gates-clk";
H A Dallwinner,sun6i-a31-prcm.yaml32 - allwinner,sun6i-a31-apb0-gates-clk
98 const: allwinner,sun6i-a31-apb0-gates-clk
200 compatible = "allwinner,sun6i-a31-apb0-gates-clk";
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Di2c-gate.yaml16 there are no competing masters to consider for gates and therefore there is
17 no arbitration happening for gates.
/openbmc/u-boot/drivers/clk/sunxi/
H A Dclk_a80.c65 .gates = a80_gates,
70 .gates = a80_mmc_gates,
H A Dclk_v3s.c46 .gates = v3s_gates,
H A Dclk_a10s.c47 .gates = a10s_gates,
H A Dclk_h6.c49 .gates = h6_gates,
H A Dclk_sunxi.c19 return &priv->desc->gates[id]; in priv_to_gate()
H A Dclk_a10.c60 .gates = a10_gates,
H A Dclk_a23.c63 .gates = a23_gates,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mtk.c386 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_enable()
407 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_disable()
428 const struct mtk_gate *gate = &priv->gates[clk->id]; in mtk_clk_gate_get_rate()
481 const struct mtk_gate *gates) in mtk_common_clk_gate_init() argument
490 priv->gates = gates; in mtk_common_clk_gate_init()
H A Dclk-mtk.h183 const struct mtk_gate *gates; member
194 const struct mtk_gate *gates);
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Drockchip.txt13 structure a matter of taste, as either all gates can be put into
15 the 10 individual gates containing 16 clocks each.
/openbmc/linux/net/nfc/hci/
H A Dcore.c450 const struct nfc_hci_gate *gates) in hci_dev_connect_gates() argument
455 gates->gate, gates->pipe); in hci_dev_connect_gates()
458 gates++; in hci_dev_connect_gates()
469 if (hdev->init_data.gates[0].gate != NFC_HCI_ADMIN_GATE) in hci_dev_session_init()
473 hdev->init_data.gates[0].gate, in hci_dev_session_init()
474 hdev->init_data.gates[0].pipe); in hci_dev_session_init()
499 hdev->init_data.gates); in hci_dev_session_init()
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dccu.h64 const struct ccu_clk_gate *gates; member
/openbmc/linux/security/safesetid/
H A DKconfig8 SafeSetID is an LSM module that gates the setid family of syscalls to
/openbmc/linux/Documentation/driver-api/nfc/
H A Dnfc-hci.rst38 support proprietary gates. This is the reason why the driver will pass a list
39 of proprietary gates that must be part of the session. HCI will ensure all
40 those gates have pipes connected when the hci device is set up.
41 In case the chip supports pre-opened gates and pseudo-static pipes, the driver
49 implementation, pipes are totally hidden. The public API only knows gates.
50 This is consistent with the driver need to send commands to proprietary gates
96 mode. This must be implemented only if the hardware uses proprietary gates or a

123