Home
last modified time | relevance | path

Searched refs:fpus (Results 1 – 12 of 12) sorted by relevance

/openbmc/qemu/target/i386/tcg/
H A Dfpu_helper.c132 env->fpus |= mask; in fpu_set_exception()
133 if (env->fpus & (~env->fpuc & FPUC_EM)) { in fpu_set_exception()
134 env->fpus |= FPUS_SE | FPUS_B; in fpu_set_exception()
479 env->fpus &= ~0x4700; in helper_fdecstp()
485 env->fpus &= ~0x4700; in helper_fincstp()
534 env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret + 1]; in helper_fcom_ST0_FT0()
544 env->fpus = (env->fpus & ~0x4500) | fcom_ccval[ret + 1]; in helper_fucom_ST0_FT0()
752 return (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; in helper_fnstsw()
803 env->fpus &= 0x7f00; in helper_fclex()
808 if (env->fpus & FPUS_SE) { in helper_fwait()
[all …]
/openbmc/qemu/tests/tcg/i386/
H A Dtest-i386.c796 uint16_t fpus; in fpu_clear_exceptions() member
805 float_env32.fpus &= ~0x7f; in fpu_clear_exceptions()
815 long eflags, fpus; in test_fcmp() local
820 : "=a" (fpus) in test_fcmp()
823 a, b, fpus & (0x4500 | FPUS_EMASK)); in test_fcmp()
827 : "=a" (fpus) in test_fcmp()
830 a, b, fpus & (0x4500 | FPUS_EMASK)); in test_fcmp()
838 : "=r" (eflags), "=a" (fpus) in test_fcmp()
841 a, b, fpus & FPUS_EMASK, eflags & (CC_Z | CC_P | CC_C)); in test_fcmp()
847 : "=r" (eflags), "=a" (fpus) in test_fcmp()
[all …]
/openbmc/qemu/target/i386/
H A Dxsave_helper.c27 swd = env->fpus & ~(7 << 11); in x86_cpu_xsave_all_areas()
166 env->fpus = swd; in x86_cpu_xrstor_all_areas()
H A Dgdbstub.c189 return gdb_get_reg32(mem_buf, (env->fpus & ~0x3800) | in x86_cpu_gdb_read_register()
349 env->fpus = tmp & ~0x3800; in x86_cpu_gdb_write_register()
H A Dcpu-dump.c495 (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11, in x86_cpu_dump_state()
H A Dmachine.c226 env->fpus_vmstate = (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; in cpu_pre_save()
385 env->fpus = env->fpus_vmstate & ~0x3800; in cpu_post_load()
H A Dcpu.h1876 uint16_t fpus; member
/openbmc/qemu/target/mips/system/
H A Dmachine.c331 VMSTATE_STRUCT_ARRAY(env.fpus, MIPSCPU, MIPS_FPU_MAX, 1,
/openbmc/qemu/target/i386/nvmm/
H A Dnvmm-all.c151 state->fpu.fx_sw = (env->fpus & ~0x3800) | ((env->fpstt & 0x7) << 11); in nvmm_set_registers()
308 env->fpus = state->fpu.fx_sw & ~0x3800; in nvmm_get_registers()
/openbmc/qemu/target/mips/
H A Dcpu.h1099 CPUMIPSFPUContext fpus[MIPS_FPU_MAX]; member
H A Dcpu-defs.c.inc1030 env->fpus[i].fcr0 = def->CP1_fcr0;
1032 memcpy(&env->active_fpu, &env->fpus[0], sizeof(env->active_fpu));
/openbmc/qemu/target/i386/whpx/
H A Dwhpx-all.c493 (env->fpus & ~0x3800) | (env->fpstt & 0x7) << 11; in whpx_set_registers()
718 env->fpus = vcxt.values[idx].FpControlStatus.FpStatus & ~0x3800; in whpx_get_registers()