Searched refs:dsiclk (Results 1 – 3 of 3) sorted by relevance
/openbmc/linux/drivers/gpu/drm/bridge/ |
H A D | tc358768.c | 160 u32 dsiclk; /* pll_clk / 2 */ member 384 priv->dsiclk = best_pll / 2; in tc358768_calc_pll() 612 priv->dsiclk * 2, priv->dsiclk, priv->dsiclk / 4); in tc358768_setup_pll() 614 tc358768_pll_to_pclk(priv, priv->dsiclk * 2), in tc358768_setup_pll() 652 u64 m = (u64)val * priv->dsiclk / 4 * priv->dsi_lanes; in tc358768_dpi_to_dsi_bytes() 661 u64 n = priv->dsiclk / 4 * priv->dsi_lanes; in tc358768_dsi_bytes_to_ns() 675 u32 dsiclk, hsbyteclk; in tc358768_bridge_pre_enable() local 713 dsiclk = priv->dsiclk; in tc358768_bridge_pre_enable() 714 hsbyteclk = dsiclk / 4; in tc358768_bridge_pre_enable() 906 dsiclk_ps = (u32)div_u64(PICO, dsiclk); in tc358768_bridge_pre_enable()
|
H A D | tc358775.c | 382 u16 dsiclk, clkdiv, byteclk, t1, t2, t3, vsdelay; in tc_bridge_enable() local 432 dsiclk = mode->crtc_clock * 3 * tc->bpc / tc->num_dsi_lanes / 1000; in tc_bridge_enable() 433 clkdiv = dsiclk / (tc->lvds_link == DUAL_LINK ? DIVIDE_BY_6 : DIVIDE_BY_3); in tc_bridge_enable() 434 byteclk = dsiclk / 4; in tc_bridge_enable()
|
/openbmc/linux/drivers/mfd/ |
H A D | db8500-prcmu.c | 501 struct dsiclk { struct 507 static struct dsiclk dsiclk[2] = { argument 1348 val &= ~dsiclk[n].divsel_mask; in request_dsiclk() 1349 val |= ((enable ? dsiclk[n].divsel : PRCM_DSI_PLLOUT_SEL_OFF) << in request_dsiclk() 1350 dsiclk[n].divsel_shift); in request_dsiclk() 1507 divsel = ((divsel & dsiclk[n].divsel_mask) >> dsiclk[n].divsel_shift); in dsiclk_rate() 1510 divsel = dsiclk[n].divsel; in dsiclk_rate() 1512 dsiclk[n].divsel = divsel; in dsiclk_rate() 1881 dsiclk[n].divsel = (div == 1) ? PRCM_DSI_PLLOUT_SEL_PHI : in set_dsiclk_rate() 1886 val &= ~dsiclk[n].divsel_mask; in set_dsiclk_rate() [all …]
|