Home
last modified time | relevance | path

Searched refs:divide (Results 1 – 25 of 134) sorted by relevance

123456

/openbmc/qemu/hw/misc/
H A Dnpcm7xx_clk.c159 freq = s->divide(s); in npcm7xx_clk_update_divider()
391 .divide = divide_by_constant,
398 .divide = divide_by_constant,
405 .divide = divide_by_constant,
413 .divide = shift_by_reg_divisor,
463 .divide = shift_by_reg_divisor,
473 .divide = shift_by_reg_divisor,
483 .divide = shift_by_reg_divisor,
493 .divide = shift_by_reg_divisor,
573 .divide = divide_by_constant,
[all …]
/openbmc/u-boot/arch/arm/cpu/arm926ejs/mxs/
H A Dclock.c278 uint32_t divide, rate, tgtclk; in mxs_set_ssp_busclock() local
287 for (divide = 2; divide < 254; divide += 2) { in mxs_set_ssp_busclock()
288 rate = sspclk / freq / divide; in mxs_set_ssp_busclock()
293 tgtclk = sspclk / divide / rate; in mxs_set_ssp_busclock()
296 tgtclk = sspclk / divide / rate; in mxs_set_ssp_busclock()
303 (divide << SSP_TIMING_CLOCK_DIVIDE_OFFSET) | in mxs_set_ssp_busclock()
/openbmc/openbmc/poky/meta/conf/machine/include/microblaze/
H A Dfeature-microblaze-math.inc6 TUNEVALID[divide-hard] = "Hardware divider"
19 TUNE_CCARGS .= "${@bb.utils.contains('TUNE_FEATURES', 'divide-hard', ' -mno-xl-soft-div', ' -mxl-so…
31 MBPKGARCH_MATH .= "${@bb.utils.contains('TUNE_FEATURES', 'divide-hard', '-div', '', d)}"
/openbmc/linux/drivers/gpu/drm/ci/xfails/
H A Di915-whl-skips.txt1 # This is generating kernel oops with divide error
H A Di915-cml-skips.txt1 # This is generating kernel oops with divide error
H A Di915-glk-skips.txt4 # This is generating kernel oops with divide error
H A Di915-amly-skips.txt3 # This is generating kernel oops with divide error
H A Di915-kbl-skips.txt4 # This is generating kernel oops with divide error
H A Di915-apl-skips.txt3 # This is generating kernel oops with divide error
H A Di915-tgl-skips.txt10 # This is generating kernel oops with divide error
/openbmc/linux/arch/m68k/ifpsp060/
H A Dilsp.doc34 module can be used to emulate 64-bit divide and multiply,
95 For a divide:
105 bsr.l _060LISP_TOP+0x08 # branch to divide routine
128 If the instruction being emulated is a divide and the source
130 instruction, executes an implemented divide using a zero
/openbmc/sdbusplus/example/yaml/net/poettering/
H A DCalculator.interface.yaml31 The first integer to divide.
35 The second integer to divide.
H A DCalculator.events.yaml8 message: Attempted to divide by zero.
/openbmc/linux/scripts/
H A DMakefile.ubsan9 ubsan-cflags-$(CONFIG_UBSAN_DIV_ZERO) += -fsanitize=integer-divide-by-zero
/openbmc/linux/Documentation/devicetree/bindings/hwmon/
H A Dmoortec,mr75203.yaml25 *) Pre Scaler - provides divide-by-X scaling of input voltage, which can then
27 divide by 2 pre-scaler).
84 Defines the channels that use a mr76006 pre-scaler to divide the input
/openbmc/u-boot/board/advantech/dms-ba16/
H A Dclocks.cfg20 * cko1_div 111 --> divide by 8
/openbmc/sdbusplus/example/
H A Dcalculator-server.cpp29 int64_t divide(int64_t x, int64_t y) override in divide() function
/openbmc/linux/arch/m68k/ifpsp060/src/
H A Dilsp.S68 # 64-bit divide instruction. #
85 # sign info for later. Separate out special cases like divide-by-zero #
90 # zero, then perform a divide-by-zero using a 16-bit implemented #
91 # divide instruction. This way, the operating system can record that #
141 # separate signed and unsigned divide
143 beq.b ldspecialcases # use positive divide
174 bls.b ld32bitdivide # yes, so use 32 bit divide
190 # perform the divide algorithm:
191 bsr.l ldclassical # do int divide
/openbmc/linux/Documentation/arch/arm/nwfpe/
H A Dnetwinder-fpe.rst84 DVF{cond}<S|D|E>{P,M,Z} Fd, Fn, <Fm,#value> - divide
85 RDV{cond}<S|D|E>{P,M,Z} Fd, Fn, <Fm,#value> - reverse divide
90 FDV{cond}<S|D|E>{P,M,Z} Fd, Fn, <Fm,#value> - fast divide
91 FRD{cond}<S|D|E>{P,M,Z} Fd, Fn, <Fm,#value> - fast reverse divide
/openbmc/u-boot/board/toradex/apalis_imx6/
H A Dclocks.cfg36 * cko1_div = 111 --> divide by 8
/openbmc/u-boot/board/boundary/nitrogen6x/
H A Dclocks.cfg35 * cko1_div = 111 --> divide by 8
/openbmc/u-boot/board/toradex/colibri_imx6/
H A Dclocks.cfg36 * cko1_div = 111 --> divide by 8
/openbmc/qemu/include/hw/misc/
H A Dnpcm7xx_clk.h147 uint32_t (*divide)(struct NPCM7xxClockDividerState *s); member
/openbmc/u-boot/board/topic/zynq/zynq-topic-miami/
H A Dps7_regs.txt59 0xE000D000 0x800238C1 // QSPI config - divide-by-2
/openbmc/u-boot/board/topic/zynq/zynq-topic-miamiplus/
H A Dps7_regs.txt59 0xE000D000 0x800238C1 // QSPI config - divide-by-2

123456