Home
last modified time | relevance | path

Searched refs:datx8 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/drivers/ram/rockchip/
H A Dsdram_rk3188.c130 clrbits_le32(&publ->datx8[i].dxdllcr, DXDLLCR_DLLSRST); in phy_pctrl_reset()
135 setbits_le32(&publ->datx8[i].dxdllcr, DXDLLCR_DLLSRST); in phy_pctrl_reset()
156 setbits_le32(&publ->datx8[i].dxdllcr, in phy_dll_bypass_set()
164 clrbits_le32(&publ->datx8[i].dxdllcr, in phy_dll_bypass_set()
290 setbits_le32(&publ->datx8[i].dxgcr, DQSRTT | DQRTT); in phy_cfg()
294 clrbits_le32(&publ->datx8[i].dxgcr, DQSRTT | DQRTT); in phy_cfg()
388 clrbits_le32(&publ->datx8[2].dxgcr, 1); in set_bandwidth_ratio()
389 clrbits_le32(&publ->datx8[3].dxgcr, 1); in set_bandwidth_ratio()
391 setbits_le32(&publ->datx8[2].dxdllcr, DXDLLCR_DLLDIS); in set_bandwidth_ratio()
392 setbits_le32(&publ->datx8[3].dxdllcr, DXDLLCR_DLLDIS); in set_bandwidth_ratio()
[all …]
H A Dsdram_rk3288.c129 clrbits_le32(&publ->datx8[i].dxdllcr, DXDLLCR_DLLSRST); in phy_pctrl_reset()
134 setbits_le32(&publ->datx8[i].dxdllcr, DXDLLCR_DLLSRST); in phy_pctrl_reset()
155 setbits_le32(&publ->datx8[i].dxdllcr, in phy_dll_bypass_set()
163 clrbits_le32(&publ->datx8[i].dxdllcr, in phy_dll_bypass_set()
348 setbits_le32(&publ->datx8[i].dxgcr, DQSRTT | DQRTT); in phy_cfg()
352 clrbits_le32(&publ->datx8[i].dxgcr, DQSRTT | DQRTT); in phy_cfg()
446 clrbits_le32(&publ->datx8[2].dxgcr, 1); in set_bandwidth_ratio()
447 clrbits_le32(&publ->datx8[3].dxgcr, 1); in set_bandwidth_ratio()
449 setbits_le32(&publ->datx8[2].dxdllcr, DXDLLCR_DLLDIS); in set_bandwidth_ratio()
450 setbits_le32(&publ->datx8[3].dxdllcr, DXDLLCR_DLLDIS); in set_bandwidth_ratio()
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dddr_rk3288.h202 struct rk3288_ddr_publ_datx datx8[4]; member
204 check_member(rk3288_ddr_publ, datx8[3].dxdqstr, 0x0294);