Home
last modified time | relevance | path

Searched refs:cpu_sr (Results 1 – 3 of 3) sorted by relevance

/openbmc/qemu/target/sh4/
H A Dtranslate.c67 static TCGv cpu_sr, cpu_sr_m, cpu_sr_q, cpu_sr_t; variable
107 cpu_sr = tcg_global_mem_new_i32(tcg_env, in sh4_translate_init()
197 tcg_gen_or_i32(dst, cpu_sr, t0); in gen_read_sr()
202 tcg_gen_andi_i32(cpu_sr, src, in gen_write_sr()
445 tcg_gen_andi_i32(cpu_sr, cpu_sr, ~(1u << SR_S)); in _decode_opc()
464 tcg_gen_ori_i32(cpu_sr, cpu_sr, (1u << SR_S)); in _decode_opc()
/openbmc/qemu/target/hppa/
H A Dtranslate.c172 static TCGv_i64 cpu_sr[4]; variable
222 cpu_sr[i] = tcg_global_mem_new_i64(tcg_env, in hppa_translate_init()
435 tcg_gen_mov_i64(dest, cpu_sr[reg]); in load_spr()
2051 tcg_gen_mov_i64(cpu_sr[rs], tmp); in trans_mtsp()
3757 tcg_gen_mov_i64(cpu_sr[0], cpu_iasq_f); in trans_be()
/openbmc/qemu/target/openrisc/
H A Dtranslate.c74 static TCGv cpu_sr; variable
98 cpu_sr = tcg_global_mem_new(tcg_env, in openrisc_translate_init()