Home
last modified time | relevance | path

Searched refs:cpu_crf (Results 1 – 8 of 8) sorted by relevance

/openbmc/qemu/target/ppc/translate/
H A Dfp-impl.c.inc23 tcg_gen_shri_i32(cpu_crf[1], tmp, 28);
28 tcg_gen_shri_tl(cpu_crf[1], cpu_fpscr, 28);
261 gen_helper_FTDIV(cpu_crf[a->bf], t0, t1);
272 gen_helper_FTSQRT(cpu_crf[a->bf], t0);
476 tcg_gen_trunc_tl_i32(cpu_crf[crfD(ctx->opcode)], tmp);
477 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)],
637 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
638 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
657 tcg_gen_trunc_tl_i32(cpu_crf[1], cpu_fpscr);
658 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX);
[all …]
H A Ddfp-impl.c.inc34 gen_helper_##NAME(cpu_crf[a->bf], \
46 gen_helper_##NAME(cpu_crf[a->bf], \
58 gen_helper_##NAME(cpu_crf[a->bf], \
H A Dstorage-ctrl-impl.c.inc144 tcg_gen_trunc_tl_i32(cpu_crf[0], cpu_so);
146 tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], CRF_EQ);
H A Dspe-impl.c.inc272 tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0); \
275 tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], \
280 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
284 tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
368 tcg_gen_andi_i32(t0, cpu_crf[ctx->opcode & 0x07], 1 << 3);
375 tcg_gen_andi_i32(t0, cpu_crf[ctx->opcode & 0x07], 1 << 2);
960 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], tcg_env, t0, t1); \
974 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], tcg_env, t0, t1); \
H A Dvmx-impl.c.inc1160 tcg_gen_extrl_i64_i32(cpu_crf[6], tmp);
1277 tcg_gen_extrl_i64_i32(cpu_crf[6], t1);
1278 tcg_gen_andi_i32(cpu_crf[6], cpu_crf[6], 0xa);
1279 tcg_gen_xori_i32(cpu_crf[6], cpu_crf[6], 0x2);
1307 tcg_gen_extrl_i64_i32(cpu_crf[6], t1);
1308 tcg_gen_andi_i32(cpu_crf[6], cpu_crf[6], 0xa);
1309 tcg_gen_xori_i32(cpu_crf[
[all...]
H A Dfixedpoint-impl.c.inc298 TCGv_i32 crf = cpu_crf[a->bf];
329 gen_helper_CMPEQB(cpu_crf[a->bf], cpu_gpr[a->ra], cpu_gpr[a->rb]);
749 tcg_gen_extu_i32_tl(t0, cpu_crf[bi >> 2]);
844 tcg_gen_extu_i32_tl(temp, cpu_crf[a->bi >> 2]);
H A Dvsx-impl.c.inc808 dest = a->rc ? cpu_crf[6] : tcg_temp_new_i32();
1775 tcg_gen_extrl_i64_i32(cpu_crf[a->bf], t0);
/openbmc/qemu/target/ppc/
H A Dtranslate.c65 static TCGv_i32 cpu_crf[8]; variable
94 cpu_crf[i] = tcg_global_mem_new_i32(tcg_env, in ppc_translate_init()
1600 tcg_gen_trunc_tl_i32(cpu_crf[crf], cpu_so); in gen_op_cmp()
1601 tcg_gen_or_i32(cpu_crf[crf], cpu_crf[crf], t); in gen_op_cmp()
3189 tcg_gen_trunc_tl_i32(cpu_crf[0], cr0); in gen_conditional_store()
3288 tcg_gen_trunc_tl_i32(cpu_crf[0], cr0); in gen_stqcx_()
3768 tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask); in gen_bcond()
3771 tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask); in gen_bcond()
3832 tcg_gen_shri_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], sh); \
3834 tcg_gen_shli_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], -sh); \
[all …]