| /openbmc/linux/drivers/net/ethernet/microchip/sparx5/ |
| H A D | sparx5_mactable.c | 138 u32 mach, macl, cfg2; in sparx5_mact_get() local
141 cfg2 = spx5_rd(sparx5, LRN_MAC_ACCESS_CFG_2); in sparx5_mact_get()
142 if (LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_GET(cfg2)) { in sparx5_mact_get()
152 *pcfg2 = cfg2; in sparx5_mact_get()
162 u32 cfg2; in sparx5_mact_getnext() local
179 ret = sparx5_mact_get(sparx5, mac, vid, &cfg2); in sparx5_mact_getnext()
181 *pcfg2 = cfg2; in sparx5_mact_getnext()
193 u32 cfg2; in sparx5_mact_find() local
206 cfg2 = spx5_rd(sparx5, LRN_MAC_ACCESS_CFG_2); in sparx5_mact_find()
207 if (LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD_GET(cfg2)) in sparx5_mact_find()
[all …]
|
| /openbmc/u-boot/arch/arm/include/asm/mach-imx/ |
| H A D | boot_mode.h | 8 #define MAKE_CFGVAL(cfg1, cfg2, cfg3, cfg4) \ argument
9 ((cfg4) << 24) | ((cfg3) << 16) | ((cfg2) << 8) | (cfg1)
|
| /openbmc/u-boot/drivers/net/phy/ |
| H A D | ti.c | 288 unsigned int val, delay, cfg2; in dp83867_config() local
348 cfg2 = phy_read(phydev, phydev->addr, MII_DP83867_CFG2); in dp83867_config()
349 cfg2 &= MII_DP83867_CFG2_MASK; in dp83867_config()
350 cfg2 |= (MII_DP83867_CFG2_SPEEDOPT_10EN | in dp83867_config()
355 phy_write(phydev, MDIO_DEVAD_NONE, MII_DP83867_CFG2, cfg2); in dp83867_config()
|
| /openbmc/qemu/tests/unit/ |
| H A D | test-throttle.c | 739 ThrottleConfig cfg1, cfg2; in test_groups() local
782 throttle_group_get_config(tgm3, &cfg2); in test_groups()
783 g_assert(!memcmp(&cfg1, &cfg2, sizeof(cfg1))); in test_groups()
785 cfg2.buckets[THROTTLE_BPS_READ].avg = 4547; in test_groups()
786 cfg2.buckets[THROTTLE_BPS_WRITE].avg = 1349; in test_groups()
787 cfg2.buckets[THROTTLE_OPS_READ].avg = 123; in test_groups()
788 cfg2.buckets[THROTTLE_OPS_WRITE].avg = 86; in test_groups()
792 throttle_group_get_config(tgm3, &cfg2); in test_groups()
793 g_assert(!memcmp(&cfg1, &cfg2, sizeof(cfg1))); in test_groups()
|
| /openbmc/qemu/hw/misc/ |
| H A D | mps2-scc.c | 163 r = s->cfg2; in mps2_scc_read()
280 s->cfg2 = value; in mps2_scc_write()
368 s->cfg2 = 0; in mps2_scc_reset()
440 VMSTATE_UINT32(cfg2, MPS2SCC),
|
| /openbmc/linux/drivers/iio/adc/ |
| H A D | imx7d_adc.c | 237 u32 cfg2; in imx7d_adc_channel_set() local
259 cfg2 = readl(info->regs + IMX7D_EACH_CHANNEL_REG_OFFSET * channel + in imx7d_adc_channel_set()
262 cfg2 |= imx7d_adc_average_num[info->adc_feature.avg_num]; in imx7d_adc_channel_set()
268 writel(cfg2, info->regs + IMX7D_EACH_CHANNEL_REG_OFFSET * channel + in imx7d_adc_channel_set()
|
| /openbmc/qemu/include/hw/misc/ |
| H A D | mps2-scc.h | 50 uint32_t cfg2; member
|
| /openbmc/u-boot/board/freescale/m5208evbe/ |
| H A D | m5208evbe.c | 42 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/u-boot/board/freescale/m5329evb/ |
| H A D | m5329evb.c | 39 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/u-boot/board/freescale/m53017evb/ |
| H A D | m53017evb.c | 42 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/u-boot/board/freescale/m5373evb/ |
| H A D | m5373evb.c | 39 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/linux/drivers/perf/ |
| H A D | fsl_imx9_ddr_perf.c | 364 static void ddr_perf_monitor_config(struct ddr_pmu *pmu, int cfg, int cfg1, int cfg2) in ddr_perf_monitor_config() argument
390 pmcfg1 |= FIELD_PREP(PMCFG1_ID_MASK, cfg2); in ddr_perf_monitor_config()
469 int cfg2 = event->attr.config2; in ddr_perf_event_add() local
480 ddr_perf_monitor_config(pmu, cfg, cfg1, cfg2); in ddr_perf_event_add()
|
| /openbmc/u-boot/board/freescale/m547xevb/ |
| H A D | m547xevb.c | 56 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/linux/arch/sparc/include/asm/ |
| H A D | sbi.h | 22 /* 0x0018 */ u32 cfg2; /* Slot2 config reg */ member
|
| /openbmc/u-boot/board/freescale/m548xevb/ |
| H A D | m548xevb.c | 56 out_be32(&sdram->cfg2, CONFIG_SYS_SDRAM_CFG2); in dram_init()
|
| /openbmc/linux/sound/pci/ |
| H A D | als4000.c | 692 u32 cfg2 = 0; in snd_als4000_set_addr() local
695 cfg2 |= (mpu_io | 1) << 16; in snd_als4000_set_addr()
697 cfg2 |= (sb_io | 1); in snd_als4000_set_addr()
703 snd_als4k_gcr_write_addr(iobase, ALS4K_GCRA9_LEGACY_CFG2, cfg2); in snd_als4000_set_addr()
|
| /openbmc/u-boot/drivers/net/ |
| H A D | pic32_eth.c | 138 writel(EMAC_FULLDUP, &emac_p->cfg2.set); in pic32_mac_adjust_link()
141 writel(EMAC_FULLDUP, &emac_p->cfg2.clr); in pic32_mac_adjust_link()
176 writel(v, &emac_p->cfg2.raw); in pic32_mac_init()
|
| H A D | pic32_eth.h | 42 struct pic32_reg_atomic cfg2; /* 0x210*/ member
|
| /openbmc/u-boot/arch/arm/include/asm/arch-sunxi/ |
| H A D | tve.h | 63 u32 cfg2; /* 0x13c */ member
|
| /openbmc/linux/drivers/net/ethernet/agere/ |
| H A D | et131x.c | 870 u32 cfg2; in et1310_config_mac_regs2() local
876 cfg2 = readl(&mac->cfg2); in et1310_config_mac_regs2()
880 cfg2 &= ~ET_MAC_CFG2_IFMODE_MASK; in et1310_config_mac_regs2()
882 cfg2 |= ET_MAC_CFG2_IFMODE_1000; in et1310_config_mac_regs2()
885 cfg2 |= ET_MAC_CFG2_IFMODE_100; in et1310_config_mac_regs2()
901 cfg2 |= 0x7 << ET_MAC_CFG2_PREAMBLE_SHIFT; in et1310_config_mac_regs2()
902 cfg2 |= ET_MAC_CFG2_IFMODE_LEN_CHECK; in et1310_config_mac_regs2()
903 cfg2 |= ET_MAC_CFG2_IFMODE_PAD_CRC; in et1310_config_mac_regs2()
904 cfg2 |= ET_MAC_CFG2_IFMODE_CRC_ENABLE; in et1310_config_mac_regs2()
905 cfg2 &= ~ET_MAC_CFG2_IFMODE_HUGE_FRAME; in et1310_config_mac_regs2()
[all …]
|
| /openbmc/linux/drivers/mmc/host/ |
| H A D | rtsx_pci_sdmmc.c | 436 u8 cfg2 = 0; in sd_read_long_data() local
449 cfg2 |= SD_NO_CHECK_WAIT_CRC_TO; in sd_read_long_data()
468 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2 | resp_type); in sd_read_long_data()
494 u8 cfg2; in sd_write_long_data() local
505 cfg2 = SD_NO_CALCULATE_CRC7 | SD_CHECK_CRC16 | in sd_write_long_data()
509 cfg2 |= SD_NO_CHECK_WAIT_CRC_TO; in sd_write_long_data()
527 rtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2); in sd_write_long_data()
|
| /openbmc/linux/drivers/infiniband/hw/erdma/ |
| H A D | erdma_hw.h | 246 u32 cfg2; member
272 u32 cfg2; member
|
| /openbmc/u-boot/board/astro/mcf5373l/ |
| H A D | mcf5373l.c | 51 __raw_writel(0x56570000, &sdp->cfg2); in dram_init()
|
| /openbmc/linux/drivers/gpu/drm/exynos/ |
| H A D | exynos_drm_fimc.c | 419 u32 cfg1, cfg2; in fimc_src_set_transf() local
427 cfg2 = fimc_read(ctx, EXYNOS_CITRGFMT); in fimc_src_set_transf()
428 cfg2 &= ~EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
438 cfg2 |= EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
455 cfg2 |= EXYNOS_CITRGFMT_INROT90_CLOCKWISE; in fimc_src_set_transf()
464 fimc_write(ctx, cfg2, EXYNOS_CITRGFMT); in fimc_src_set_transf()
|
| /openbmc/linux/drivers/net/ethernet/atheros/ |
| H A D | ag71xx.c | 1043 u32 cfg1, cfg2; in ag71xx_mac_link_up() local
1047 cfg2 = ag71xx_rr(ag, AG71XX_REG_MAC_CFG2); in ag71xx_mac_link_up()
1048 cfg2 &= ~(MAC_CFG2_IF_1000 | MAC_CFG2_IF_10_100 | MAC_CFG2_FDX); in ag71xx_mac_link_up()
1049 cfg2 |= duplex ? MAC_CFG2_FDX : 0; in ag71xx_mac_link_up()
1059 cfg2 |= MAC_CFG2_IF_1000; in ag71xx_mac_link_up()
1063 cfg2 |= MAC_CFG2_IF_10_100; in ag71xx_mac_link_up()
1067 cfg2 |= MAC_CFG2_IF_10_100; in ag71xx_mac_link_up()
1073 ag71xx_wr(ag, AG71XX_REG_MAC_CFG2, cfg2); in ag71xx_mac_link_up()
|