Home
last modified time | relevance | path

Searched refs:ccsr (Results 1 – 16 of 16) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/mx5/
H A Dclock.c235 u32 ccsr = readl(&mxc_ccm->ccsr); in get_lp_apm() local
237 if (ccsr & MXC_CCM_CCSR_LP_APM) in get_lp_apm()
647 u32 ccsr = readl(&mxc_ccm->ccsr); in config_pll_clk() local
653 writel(ccsr | MXC_CCM_CCSR_PLL1_SW_CLK_SEL, in config_pll_clk()
654 &mxc_ccm->ccsr); in config_pll_clk()
659 writel(ccsr & ~MXC_CCM_CCSR_PLL1_SW_CLK_SEL, in config_pll_clk()
660 &mxc_ccm->ccsr); in config_pll_clk()
664 writel(ccsr | MXC_CCM_CCSR_PLL2_SW_CLK_SEL, in config_pll_clk()
665 &mxc_ccm->ccsr); in config_pll_clk()
670 writel(ccsr & ~MXC_CCM_CCSR_PLL2_SW_CLK_SEL, in config_pll_clk()
[all …]
/openbmc/qemu/hw/pci-host/
H A Dppce500.c419 SysBusDevice *ccsr = SYS_BUS_DEVICE( in e500_pcihost_bridge_realize() local
421 MemoryRegion *ccsr_space = sysbus_mmio_get_region(ccsr, 0); in e500_pcihost_bridge_realize()
423 memory_region_init_alias(&b->bar0, OBJECT(ccsr), "e500-pci-bar0", in e500_pcihost_bridge_realize()
/openbmc/u-boot/arch/arm/include/asm/arch-armada100/
H A Dcpu.h45 u32 ccsr; /* 0x00C */ member
/openbmc/qemu/hw/ppc/
H A De500.c864 MemoryRegion *ccsr, in ppce500_init_mpic() argument
889 memory_region_add_subregion(ccsr, MPC8544_MPIC_REGS_OFFSET, in ppce500_init_mpic()
1283 PPCE500CCSRState *ccsr = CCSR(obj); in e500_ccsr_initfn() local
1284 memory_region_init(&ccsr->ccsr_space, obj, "e500-ccsr", in e500_ccsr_initfn()
1286 sysbus_init_mmio(SYS_BUS_DEVICE(ccsr), &ccsr->ccsr_space); in e500_ccsr_initfn()
/openbmc/u-boot/board/armadeus/apf27/
H A Dfpga.c198 writel(ACFG_CCSR_VAL, &pll->ccsr); in apf27_fpga_setup()
/openbmc/u-boot/arch/arm/include/asm/arch-vf610/
H A Dcrm_regs.h17 u32 ccsr; member
/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dclock.c1429 reg = readl(&mxc_ccm->ccsr); in select_ldb_di_clock_source()
1431 writel(reg, &mxc_ccm->ccsr); in select_ldb_di_clock_source()
1456 reg = readl(&mxc_ccm->ccsr); in select_ldb_di_clock_source()
1458 writel(reg, &mxc_ccm->ccsr); in select_ldb_di_clock_source()
/openbmc/u-boot/arch/arm/cpu/armv7/vf610/
H A Dgeneric.c45 ccm_ccsr = readl(&ccm->ccsr); in get_mcu_main_clk()
/openbmc/u-boot/board/freescale/vf610twr/
H A Dvf610twr.c303 clrsetbits_le32(&ccm->ccsr, CCM_REG_CTRL_MASK, in clock_init()
/openbmc/u-boot/arch/arm/include/asm/arch-mx27/
H A Dimx-regs.h125 u32 ccsr; /* Clock Control Status Register */ member
/openbmc/u-boot/board/toradex/colibri_vf/
H A Dcolibri_vf.c447 clrsetbits_le32(&ccm->ccsr, CCM_REG_CTRL_MASK, pfd_clk_sel | in clock_init()
/openbmc/u-boot/arch/arm/lib/
H A Dasm-offsets.c155 DEFINE(CLKCTL_CCSR, offsetof(struct clkctl, ccsr)); in main()
/openbmc/u-boot/arch/arm/include/asm/arch-mx5/
H A Dimx-regs.h304 u32 ccsr; member
H A Dcrm_regs.h32 u32 ccsr; member
/openbmc/u-boot/board/phytec/pcm052/
H A Dpcm052.c497 clrsetbits_le32(&ccm->ccsr, CCM_REG_CTRL_MASK, in clock_init()
/openbmc/u-boot/arch/arm/include/asm/arch-mx6/
H A Dcrm_regs.h25 u32 ccsr; member