Home
last modified time | relevance | path

Searched refs:aud_2_parents (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c39 static const char * const aud_2_parents[] = { variable
496 TOP_MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0xb0, 0, 2, 7, 0),
H A Dclk-mt8186-topckgen.c176 static const char * const aud_2_parents[] = { variable
548 aud_2_parents, 0x0080, 0x0084, 0x0088, 16, 1, 23, 0x0004, 18),
H A Dclk-mt8173-topckgen.c314 static const char * const aud_2_parents[] = { variable
585 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0x00b0, 0, 2, 7),
H A Dclk-mt6797.c276 static const char * const aud_2_parents[] = { variable
366 MUX_GATE(CLK_TOP_MUX_AUD_2, "aud_2_sel", aud_2_parents,
H A Dclk-mt8183.c447 static const char * const aud_2_parents[] = { variable
555 aud_2_parents, 0xe0, 0xe4, 0xe8, 8, 1, 15, 0x008, 10),
H A Dclk-mt2712.c388 static const char * const aud_2_parents[] = { variable
688 MUX_GATE(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents, 0x0b0, 0, 2, 7),
H A Dclk-mt8365.c222 static const char * const aud_2_parents[] = { variable
458 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2_SEL, "aud_2_sel", aud_2_parents,
H A Dclk-mt8192.c428 static const char * const aud_2_parents[] = { variable
661 aud_2_parents, 0x0e0, 0x0e4, 0x0e8, 8, 1, 15, 0x008, 22),
H A Dclk-mt6779.c546 static const char * const aud_2_parents[] = { variable
758 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_2, "aud_2_sel", aud_2_parents,