Searched refs:TRAINING_REG (Results 1 – 2 of 2) sorted by relevance
| /openbmc/u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_training_leveling.c | 169 TRAINING_REG, (1 << 24) | (1 << 20), in ddr3_tip_dynamic_read_leveling()
173 TRAINING_REG, (u32)(1 << 31), (u32)(1 << 31))); in ddr3_tip_dynamic_read_leveling()
337 TRAINING_REG, (0x80000008 | cs_mask), in ddr3_tip_legacy_dynamic_write_leveling()
342 (u32)0x80000000, TRAINING_REG, in ddr3_tip_legacy_dynamic_write_leveling()
375 (dev_num, ACCESS_TYPE_MULTICAST, 0, TRAINING_REG, in ddr3_tip_legacy_dynamic_read_leveling()
383 (u32)0x80000000, TRAINING_REG, in ddr3_tip_legacy_dynamic_read_leveling()
541 TRAINING_REG, (1 << 24) | (1 << 20), in ddr3_tip_dynamic_per_bit_read_leveling()
545 TRAINING_REG, (u32)(1 << 31), (u32)(1 << 31))); in ddr3_tip_dynamic_per_bit_read_leveling()
1707 ddr3_tip_if_read(dev_num, ACCESS_TYPE_UNICAST, if_id, TRAINING_REG, in mv_ddr_rl_dqs_burst()
1712 ddr3_tip_if_write(0, ACCESS_TYPE_MULTICAST, PARAM_NOT_CARE, TRAINING_REG, in mv_ddr_rl_dqs_burst()
|
| H A D | mv_ddr_regs.h | 239 #define TRAINING_REG 0x15b0 macro
|