Home
last modified time | relevance | path

Searched refs:TIMER_BASE (Results 1 – 7 of 7) sorted by relevance

/openbmc/qemu/tests/qtest/
H A Dsse-timer-test.c24 #define TIMER_BASE 0x48000000 macro
73 writel(TIMER_BASE + CNTP_CTL, 0); in reset_counter_and_timer()
74 writel(TIMER_BASE + CNTP_AIVAL_CTL, 0); in reset_counter_and_timer()
118 g_assert_cmpuint(readl(TIMER_BASE + CNTP_CTL), ==, 0); in test_timer()
119 g_assert_cmpuint(readl(TIMER_BASE + CNTPCT_LO), ==, 0); in test_timer()
120 g_assert_cmpuint(readl(TIMER_BASE + CNTPCT_HI), ==, 0); in test_timer()
123 writel(TIMER_BASE + CNTP_CTL, 1); in test_timer()
127 g_assert_cmpuint(readl(TIMER_BASE + CNTPCT_LO), ==, 100); in test_timer()
128 g_assert_cmpuint(readl(TIMER_BASE + CNTPCT_HI), ==, 0); in test_timer()
131 writel(TIMER_BASE + CNTP_CVAL_LO, 4000); in test_timer()
[all …]
H A Dcmsdk-apb-dualtimer-test.c21 #define TIMER_BASE 0x40002000 macro
50 g_assert_true(readl(TIMER_BASE + TIMER1RIS) == 0); in test_dualtimer()
53 writel(TIMER_BASE + TIMER1LOAD, 1000); in test_dualtimer()
55 writel(TIMER_BASE + TIMER1CONTROL, CTRL_ENABLE | CTRL_INTEN); in test_dualtimer()
59 g_assert_cmpuint(readl(TIMER_BASE + TIMER1RIS), ==, 0); in test_dualtimer()
60 g_assert_cmpuint(readl(TIMER_BASE + TIMER1VALUE), ==, 500); in test_dualtimer()
64 g_assert_cmpuint(readl(TIMER_BASE + TIMER1RIS), ==, 1); in test_dualtimer()
65 g_assert_cmpuint(readl(TIMER_BASE + TIMER1VALUE), ==, 0); in test_dualtimer()
72 g_assert_cmphex(readl(TIMER_BASE + TIMER1VALUE), ==, 0xffff); in test_dualtimer()
75 writel(TIMER_BASE + TIMER1INTCLR, 1); in test_dualtimer()
[all …]
H A Dcmsdk-apb-timer-test.c21 #define TIMER_BASE 0x40000000 macro
30 g_assert_true(readl(TIMER_BASE + INTSTATUS) == 0); in test_timer()
33 writel(TIMER_BASE + RELOAD, 1000); in test_timer()
34 writel(TIMER_BASE + CTRL, 9); in test_timer()
38 g_assert_cmpuint(readl(TIMER_BASE + INTSTATUS), ==, 0); in test_timer()
39 g_assert_cmpuint(readl(TIMER_BASE + VALUE), ==, 500); in test_timer()
43 g_assert_cmpuint(readl(TIMER_BASE + INTSTATUS), ==, 1); in test_timer()
44 g_assert_cmpuint(readl(TIMER_BASE + VALUE), ==, 0); in test_timer()
48 g_assert_cmpuint(readl(TIMER_BASE + VALUE), ==, 1000); in test_timer()
51 writel(TIMER_BASE + INTSTATUS, 0); in test_timer()
[all …]
/openbmc/u-boot/arch/arm/cpu/arm1136/mx31/
H A Dtimer.c11 #define TIMER_BASE 0x53f90000 /* General purpose timer 1 */ macro
14 #define GPTCR __REG(TIMER_BASE) /* Control register */
15 #define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
16 #define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
17 #define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
/openbmc/qemu/hw/timer/
H A Dgrlib_gptimer.c59 #define TIMER_BASE 0x10 macro
209 timer_addr = (addr % TIMER_BASE); in grlib_gptimer_read()
210 id = (addr - TIMER_BASE) / TIMER_BASE; in grlib_gptimer_read()
273 timer_addr = (addr % TIMER_BASE); in grlib_gptimer_write()
274 id = (addr - TIMER_BASE) / TIMER_BASE; in grlib_gptimer_write()
/openbmc/u-boot/arch/arm/cpu/arm920t/ep93xx/
H A Dtimer.c42 struct timer_regs *timer_regs = (struct timer_regs *)TIMER_BASE; in read_timer()
88 struct timer_regs *timer_regs = (struct timer_regs *)TIMER_BASE; in timer_init()
/openbmc/u-boot/arch/arm/include/asm/arch-ep93xx/
H A Dep93xx.h421 #define TIMER_BASE (EP93XX_APB_BASE | TIMER_OFFSET) macro