Searched refs:TEGRA234_CLK_PLLP_OUT0 (Results 1 – 5 of 5) sorted by relevance
43 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
183 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;709 &bpmp TEGRA234_CLK_PLLP_OUT0>;711 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;728 &bpmp TEGRA234_CLK_PLLP_OUT0>;730 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;747 &bpmp TEGRA234_CLK_PLLP_OUT0>;749 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;766 &bpmp TEGRA234_CLK_PLLP_OUT0>;768 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;785 &bpmp TEGRA234_CLK_PLLP_OUT0>;[all …]
37 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
38 assigned-clock-parents = <&bpmp TEGRA234_CLK_PLLP_OUT0>;
205 #define TEGRA234_CLK_PLLP_OUT0 102U macro