Searched refs:TEGRA210_CLK_PLL_P (Results 1 – 7 of 7) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/display/tegra/ |
H A D | nvidia,tegra20-vi.yaml | 205 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, 206 <&tegra_car TEGRA210_CLK_PLL_P>, 207 <&tegra_car TEGRA210_CLK_PLL_P>;
|
H A D | nvidia,tegra20-host1x.yaml | 413 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, 414 <&tegra_car TEGRA210_CLK_PLL_P>, 415 <&tegra_car TEGRA210_CLK_PLL_P>;
|
/openbmc/linux/drivers/clk/tegra/ |
H A D | clk-tegra210.c | 2571 { .con_id = "pll_p", .dt_id = TEGRA210_CLK_PLL_P }, 3560 { TEGRA210_CLK_SCLK_MUX, TEGRA210_CLK_PLL_P, 0, 1 }, 3564 { TEGRA210_CLK_SBC4, TEGRA210_CLK_PLL_P, 12000000, 1 }, 3581 { TEGRA210_CLK_I2C1, TEGRA210_CLK_PLL_P, 0, 0 }, 3582 { TEGRA210_CLK_I2C2, TEGRA210_CLK_PLL_P, 0, 0 }, 3583 { TEGRA210_CLK_I2C3, TEGRA210_CLK_PLL_P, 0, 0 }, 3584 { TEGRA210_CLK_I2C4, TEGRA210_CLK_PLL_P, 0, 0 }, 3585 { TEGRA210_CLK_I2C5, TEGRA210_CLK_PLL_P, 0, 0 }, 3586 { TEGRA210_CLK_I2C6, TEGRA210_CLK_PLL_P, 0, 0 }, 3598 { TEGRA210_CLK_HDA, TEGRA210_CLK_PLL_P, 51000000, 0 }, [all …]
|
/openbmc/u-boot/include/dt-bindings/clock/ |
H A D | tegra210-car.h | 271 #define TEGRA210_CLK_PLL_P 243 macro
|
/openbmc/linux/include/dt-bindings/clock/ |
H A D | tegra210-car.h | 274 #define TEGRA210_CLK_PLL_P 243 macro
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | tegra210.dtsi | 124 <&tegra_car TEGRA210_CLK_PLL_P>; 139 <&tegra_car TEGRA210_CLK_PLL_P>;
|
/openbmc/linux/arch/arm64/boot/dts/nvidia/ |
H A D | tegra210.dtsi | 163 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, 164 <&tegra_car TEGRA210_CLK_PLL_P>, 165 <&tegra_car TEGRA210_CLK_PLL_P>; 1387 assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>;
|