Home
last modified time | relevance | path

Searched refs:Ser0UDCCS1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/arch/arm/mach-sa1100/include/mach/
H A DSA-1100.h116 #define Ser0UDCCS1 __REG(0x80000014) /* Ser. port 0 UDC Control/Status reg. end-point 1 (output) */ macro
/openbmc/u-boot/include/
H A DSA-1100.h248 #define Ser0UDCCS1 /* Ser. port 0 UDC Control/Status */ \ macro