Home
last modified time | relevance | path

Searched refs:RdV (Results 1 – 15 of 15) sorted by relevance

/openbmc/qemu/target/hexagon/
H A Darch.c244 float32 RsV, RtV, RdV; in arch_sf_recip_common() local
282 RdV = float32_one; in arch_sf_recip_common()
286 RdV = float32_one; in arch_sf_recip_common()
292 RdV = float32_one; in arch_sf_recip_common()
298 RdV = float32_one; in arch_sf_recip_common()
324 RdV = 0; in arch_sf_recip_common()
329 *Rd = RdV; in arch_sf_recip_common()
337 float32 RsV, RdV; in arch_sf_invsqrt_common() local
351 RdV = float32_nan; in arch_sf_invsqrt_common()
367 RdV = 0; in arch_sf_invsqrt_common()
[all …]
H A Dop_helper.c318 float32 RdV; in HELPER() local
339 float32 RdV; in HELPER() local
615 return RdV; in HELPER()
633 return RdV; in HELPER()
651 return RdV; in HELPER()
669 return RdV; in HELPER()
693 return RdV; in HELPER()
708 return RdV; in HELPER()
1028 RdV = RsV; in HELPER()
1039 RdV = RtV; in HELPER()
[all …]
H A Dgen_tcg.h91 fGEN_TCG_LOAD_AP(RdV, 1, u)
93 fGEN_TCG_LOAD_AP(RdV, 1, s)
95 fGEN_TCG_LOAD_AP(RdV, 2, u)
97 fGEN_TCG_LOAD_AP(RdV, 2, s)
99 fGEN_TCG_LOAD_AP(RdV, 4, u)
164 tcg_gen_movi_tl(RdV, 0); \
929 tcg_gen_movi_tl(RdV, UiV); \
1116 tcg_gen_mov_tl(RdV, RsV); \
1170 tcg_gen_not_tl(RdV, RsV); \
1171 tcg_gen_ctzi_tl(RdV, RdV, 32); \
[all …]
H A DREADME63 Instruction semantics "{ RdV=RsV+RtV;}"
66 RdV is the destination register
83 TCGv RdV = tcg_temp_new();
87 gen_helper_A2_add(RdV, tcg_env, RsV, RtV);
88 gen_log_reg_write(ctx, RdN, RdV);
95 int32_t RdV = 0;
96 { RdV=RsV+RtV;}
97 return RdV;
115 tcg_gen_add_tl(RdV, RsV, RtV)
123 Instruction semantics "{ fEA_REG(RsV); fLOAD_LOCKED(1,4,u,EA,RdV) }"
H A Dgenptr.c1044 static void gen_asr_r_r_sat(DisasContext *ctx, TCGv RdV, TCGv RsV, TCGv RtV) in gen_asr_r_r_sat() argument
1055 gen_shl_sat(ctx, RdV, RsV, shift_amt); in gen_asr_r_r_sat()
1060 gen_sar(RdV, RsV, shift_amt); in gen_asr_r_r_sat()
1066 static void gen_asl_r_r_sat(DisasContext *ctx, TCGv RdV, TCGv RsV, TCGv RtV) in gen_asl_r_r_sat() argument
1077 gen_sar(RdV, RsV, shift_amt); in gen_asl_r_r_sat()
1082 gen_shl_sat(ctx, RdV, RsV, shift_amt); in gen_asl_r_r_sat()
1137 static void gen_asr_r_svw_trun(DisasContext *ctx, TCGv RdV, in gen_asr_r_svw_trun() argument
1164 tcg_gen_deposit_tl(RdV, RdV, tmp32, i * 16, 16); in gen_asr_r_svw_trun()
1177 tcg_gen_deposit_tl(RdV, RdV, tmp32, i * 16, 16); in gen_asr_r_svw_trun()
1182 tcg_gen_movi_tl(RdV, 0); in gen_asr_r_svw_trun()
/openbmc/qemu/target/hexagon/imported/
H A Dalu.idef29 { RdV=RsV+RtV;})
33 { RdV=RtV-RsV;})
204 { RdV = fMAX(RsV,RtV); })
464 { RdV = fSAT(RssV); })
472 { RdV = fSATH(RsV); })
476 { RdV = fSATUH(RsV); })
480 { RdV = fSATUB(RsV); })
484 { RdV = fSATB(RsV); })
754 RdV = 0;
764 RdV = 0;
[all …]
H A Dshift.idef369 RdV = ((1<<uiV)-1) << UiV;
464 RdV = (RsV | (1<<uiV));
470 RdV = (RsV ^ (1<<uiV));
476 RdV = (RsV & (~(1<<uiV)));
777 fSETBYTE(2,RdV,0);
778 fSETBYTE(3,RdV,0);
786 fSETBYTE(2,RdV,0);
787 fSETBYTE(3,RdV,0);
908 fSETBYTE(0,RdV,fGETBYTE(3,RsV));
909 fSETBYTE(1,RdV,fGETBYTE(2,RsV));
[all …]
H A Dsubinsns.idef31 Q6INSN(SA1_tfr, "Rd16=Rs16", ATTRIBS(A_SUBINSN),"Tfr", { RdV=RsV;})
32 Q6INSN(SA1_seti, "Rd16=#u6", ATTRIBS(A_SUBINSN),"Set immed", { fIMMEXT(uiV); RdV=…
33 Q6INSN(SA1_setin1, "Rd16=#-1", ATTRIBS(A_SUBINSN),"Set to -1", { RdV=-1;})
39 Q6INSN(SA1_addsp, "Rd16=add(r29,#u6:2)", ATTRIBS(A_SUBINSN),"Add", { RdV=fREAD_SP()+uiV…
40 Q6INSN(SA1_inc, "Rd16=add(Rs16,#1)", ATTRIBS(A_SUBINSN),"Inc", { RdV=RsV+1;})
41 Q6INSN(SA1_dec, "Rd16=add(Rs16,#-1)", ATTRIBS(A_SUBINSN),"Dec", { RdV=RsV-1;})
43 Q6INSN(SA1_zxtb, "Rd16=and(Rs16,#255)", ATTRIBS(A_SUBINSN),"Zxtb", { RdV= fZXTN(8,32,Rs…
44 Q6INSN(SA1_and1, "Rd16=and(Rs16,#1)", ATTRIBS(A_SUBINSN),"And #1", { RdV= RsV&1;})
45 Q6INSN(SA1_sxtb, "Rd16=sxtb(Rs16)", ATTRIBS(A_SUBINSN),"Sxtb", { RdV= fSXTN(8,32,Rs…
46 Q6INSN(SA1_zxth, "Rd16=zxth(Rs16)", ATTRIBS(A_SUBINSN),"Zxth", { RdV= fZXTN(16,32,R…
[all …]
H A Dfloat.idef27 { RdV=fUNFLOAT(fFLOAT(RsV)+fFLOAT(RtV));})
31 { RdV=fUNFLOAT(fFLOAT(RsV)-fFLOAT(RtV));})
136 RdV = (127 - 6) << 23;
137 RdV += uiV << 17;
143 RdV = (127 - 6) << 23;
144 RdV += (uiV << 17);
145 RdV |= (1 << 31);
170 RdV = RsV;
178 RdV = RtV;
201 fSF_INVSQRT_COMMON(RsV,RdV,adjust);
[all …]
H A Dcompare.idef62 {fIMMEXT(siV); RdV=(RsV==siV); })
66 {fIMMEXT(siV); RdV=(RsV!=siV); })
71 {RdV=(RsV==RtV); })
75 {RdV=(RsV!=RtV); })
209 { RdV = (PsV&0x55) | (PtV&0xAA); })
215 { RdV = (fLSBOLD(PuV) ? RsV : RtV); })
220 { fIMMEXT(siV); if (fLSBNEW(PuN)) RdV=siV; else CANCEL;})
228 { fIMMEXT(siV); if (fLSBOLD(PuV)) RdV=siV; else CANCEL;})
272 { fIMMEXT(siV); RdV = (fLSBOLD(PuV) ? siV : SiV); })
278 { fIMMEXT(siV); RdV = (fLSBOLD(PuV) ? RsV : siV); })
[all …]
H A Dldst.idef34 …=memub","Load Unsigned Byte",ATTRIBS(A_MEMSIZE_1B,A_LOAD,A_REGWRSIZE_1B),"0",fLOAD(1,1,u,EA,RdV),0)
35 …DES(loadrb, "Rd32=memb", "Load signed Byte",ATTRIBS(A_MEMSIZE_1B,A_LOAD),"0",fLOAD(1,1,s,EA,RdV),0)
37 …, "Load signed Half integer",ATTRIBS(A_REGWRSIZE_2B,A_MEMSIZE_2B,A_LOAD),"1",fLOAD(1,2,s,EA,RdV),1)
38 …ri, "Rd32=memw", "Load Word",ATTRIBS(A_REGWRSIZE_4B,A_MEMSIZE_4B,A_LOAD),"2",fLOAD(1,4,u,EA,RdV),2)
47 fSETHALF(i,RdV,fGETUBYTE(i,tmpV));
68 fSETHALF(i,RdV,fGETBYTE(i,tmpV));
136 { fEA_REG(RsV); fLOAD(1,4,u,EA,RdV); })
196 { fEA_REG(RsV); fLOAD_LOCKED(1,4,u,EA,RdV) })
242 …b, "Rd32=memb", "Load signed Byte",ATTRIBS(A_ARCHV2,A_MEMSIZE_1B,A_LOAD),"0",0,fLOAD(1,1,s,EA,RdV))
245 …=memw", "Load Word",ATTRIBS(A_REGWRSIZE_4B,A_ARCHV2,A_MEMSIZE_4B,A_LOAD),"2",2,fLOAD(1,4,u,EA,RdV))
[all …]
H A Dmpy.idef76 { fIMMEXT(uiV); RdV=RsV*uiV; })
80 { RdV=RsV*-uiV; })
123 { RdV=RsV*RtV;})
164 { RdV = RuV + RsV*uiV;})
168 { fIMMEXT(uiV); RdV = RuV + RsV*uiV;})
174 { fIMMEXT(uiV); RdV = uiV + RsV*UiV;})
180 { fIMMEXT(uiV); RdV = uiV + RsV*RtV;})
879 RdV = fSAT( ( fMPY3216SS(fGETWORD(0,RssV),fGETHALF(1,RtV))
887 RdV = fSAT( ( fMPY3216SS(fGETWORD(0,RssV),fGETHALF(0,RtV))
1178 RdV = fSATW(acc64);\
[all …]
H A Dbranch.idef132 {fIMMEXT(riV); fPCALIGN(riV); RdV=UiV; fBRANCH(fREAD_PC()+riV,COF_TYPE_JUMP);})
135 {fIMMEXT(riV); fPCALIGN(riV); RdV=RsV; fBRANCH(fREAD_PC()+riV,COF_TYPE_JUMP);})
/openbmc/qemu/target/hexagon/idef-parser/
H A DREADME.rst18 A2_add(RdV, in RsV, in RtV) {
19 { RdV=RsV+RtV;}
27 void emit_A2_add(DisasContext *ctx, Insn *insn, Packet *pkt, TCGv_i32 RdV,
29 /* { RdV=RsV+RtV;} */
33 tcg_gen_mov_i32(RdV, tmp_0);
66 { RdV=RsV+RtV;}
77 will be declared, ``RsV`` and ``RtV`` will also be read and ``RdV`` will be
98 tcg_gen_mov_i32(RdV, tmp_0);
515 /* RdV=RsV+RtV;} */
519 tcg_gen_mov_i32(RdV, tmp_0);
[all …]
/openbmc/qemu/target/hexagon/imported/mmvec/
H A Dext.idef2037 RdV = VuV.uw[ (RsV & (fVBYTES()-1)) >> 2];
2038 fHIDE(warn("RdV=0x%08x",RdV);))