Searched refs:REG_FPGA0_XA_RF_INT_OE (Results 1 – 7 of 7) sorted by relevance
| /openbmc/linux/drivers/net/wireless/realtek/rtl8xxxu/ |
| H A D | rtl8xxxu_8192e.c | 1090 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8192eu_phy_iqcalibrate()
1127 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_RF_INT_OE); in rtl8192eu_phy_iqcalibrate()
1129 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, val32); in rtl8192eu_phy_iqcalibrate()
|
| H A D | rtl8xxxu_8188e.c | 790 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8188eu_phy_iqcalibrate()
839 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_RF_INT_OE); in rtl8188eu_phy_iqcalibrate()
841 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, val32); in rtl8188eu_phy_iqcalibrate()
|
| H A D | rtl8xxxu_regs.h | 915 #define REG_FPGA0_XA_RF_INT_OE 0x0860 /* RF Channel switch */ macro
|
| H A D | rtl8xxxu_core.c | 2456 reg_int_oe = REG_FPGA0_XA_RF_INT_OE; in rtl8xxxu_init_phy_rf()
3218 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8xxxu_phy_iqcalibrate()
3265 val32 = rtl8xxxu_read32(priv, REG_FPGA0_XA_RF_INT_OE); in rtl8xxxu_phy_iqcalibrate()
3267 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, val32); in rtl8xxxu_phy_iqcalibrate()
4125 rtl8xxxu_write32(priv, REG_FPGA0_XA_RF_INT_OE, 0x66f60210); in rtl8xxxu_init_device()
|
| H A D | rtl8xxxu_8188f.c | 1102 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8188fu_phy_iqcalibrate()
|
| H A D | rtl8xxxu_8723b.c | 934 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8723bu_phy_iqcalibrate()
|
| H A D | rtl8xxxu_8710b.c | 1295 REG_FPGA0_XAB_RF_SW_CTRL, REG_FPGA0_XA_RF_INT_OE, in rtl8710bu_phy_iqcalibrate()
|