Home
last modified time | relevance | path

Searched refs:POWER8 (Results 1 – 24 of 24) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/powerpc/opal/
H A Dpower-mgt.txt49 0x00010000 /* This is a nap state (POWER7,POWER8) */
50 0x00020000 /* This is a fast-sleep state (POWER8)*/
51 0x00040000 /* This is a winkle state (POWER8) */
54 /* timebase (POWER8) */
56 /* (POWER8)*/
68 ibm,cpu-idle-state-names. On POWER8 this is an optional
76 This property is required on POWER9 and absent on POWER8.
82 required on POWER9 and absent on POWER8.
111 is an optional property on POWER8 and is absent on
118 property on POWER8 and is absent on POWER9.
/openbmc/linux/drivers/hwmon/occ/
H A DKconfig7 tristate "POWER8 OCC through I2C"
12 On-Chip Controller (OCC) on a POWER8 processor. However, this driver
/openbmc/linux/arch/powerpc/crypto/
H A DKconfig16 Enable on POWER8 and newer processors for improved performance.
28 Enable on POWER8 and newer processors for improved performance.
35 powerpc64 AltiVec extensions (POWER8 vpmsum instructions).
/openbmc/linux/Documentation/powerpc/
H A Ddawr-power9.rst43 migration from POWER8 to POWER9, at the cost of silently losing the
60 If a guest is started on a POWER8 host, GDB will accept the watchpoint
66 migrated back to the POWER8 host, it will start working again.
H A Dcxl.rst27 POWER8/9 FPGA
40 The POWER8/9 chip has a Coherently Attached Processor Proxy (CAPP)
65 - POWER8 and PSL Version 8 are compliant to the CAIA Version 1.0.
76 Cards with a PSL9 won't work on a POWER8 system and cards with a
179 how many times the device can be opened. The POWER8 CAPP
264 accesses are supported by POWER8. Also, the AFU will be designed
H A Dcpu_families.rst103 | POWER8 |
H A Dtransactional_memory.rst15 Hardware Transactional Memory is supported on POWER8 processors, and is a
245 Guest migration from POWER8 to POWER9 will work with POWER9N DD2.2 and
247 emulation, migration from POWER8 to POWER9 is not supported there.
H A Ddscr.rst60 (1) Problem state SPR: 0x03 (Un-privileged, POWER8 only)
/openbmc/qemu/docs/system/ppc/
H A Dpseries.rst19 - POWER8, POWER8NVL
25 - XICS (POWER8)
204 it was only starting with POWER8 that this was officially supported by IBM.
218 CPUs generations, e.g. you can run a POWER7 guest on a POWER8 host by using
219 ``-cpu POWER8,compat=power7`` as parameter to QEMU.
260 .. [2] KVM-HV cannot run nested on POWER8 machines.
H A Dpowernv.rst18 * Multi processor support for POWER8, POWER8NVL and POWER9.
22 * Interrupt Controller, XICS (POWER8) and XIVE (POWER9) and XIVE2 (Power10).
23 * POWER8 PHB3 PCIe Host bridge and POWER9 PHB4 PCIe Host bridge.
/openbmc/linux/drivers/misc/cxl/
H A DKconfig24 CAPI adapters are found in POWER8 based systems.
/openbmc/openbmc/poky/meta/recipes-devtools/binutils/binutils/
H A D0007-fix-the-incorrect-assembling-for-ppc-wait-mnemonic.patch21 {"waitasec", X(31,30), XRTRARB_MASK, POWER8, POWER9, {0}},
/openbmc/qemu/target/ppc/
H A Dcpu-models.c725 POWERPC_DEF("power8e_v2.1", CPU_POWERPC_POWER8E_v21, POWER8,
727 POWERPC_DEF("power8_v2.0", CPU_POWERPC_POWER8_v20, POWER8,
729 POWERPC_DEF("power8nvl_v1.0", CPU_POWERPC_POWER8NVL_v10, POWER8,
H A Dcpu_init.c6244 /* POWER8 Specific Registers */ in init_proc_POWER8()
6306 POWERPC_FAMILY(POWER8)(ObjectClass *oc, void *data) in ppc_pvr_match_power8()
6311 dc->fw_name = "PowerPC,POWER8"; in ppc_pvr_match_power8()
6312 dc->desc = "POWER8"; in ppc_pvr_match_power8()
6414 /* POWER8 Specific Registers */ in register_power9_common_sprs()
6314 POWERPC_FAMILY(POWER8) POWERPC_FAMILY() argument
/openbmc/linux/lib/raid6/
H A Dvpermxor.uc20 * This instruction was introduced in POWER8 - ISA v2.07.
/openbmc/linux/arch/powerpc/kvm/
H A DKconfig148 bool "Detailed timing for hypervisor real-mode code (for POWER8)"
158 ns per exit on POWER8.
/openbmc/linux/arch/powerpc/platforms/
H A DKconfig.cputype87 (POWER5, 970, POWER5+, POWER6, POWER7, POWER8, POWER9 ...)
134 bool "Generic (POWER8 and above)"
168 bool "POWER8"
/openbmc/linux/Documentation/hwmon/
H A Docc.rst6 * POWER8
/openbmc/linux/arch/powerpc/xmon/
H A Dppc-opc.c2957 #define POWER8 PPC_OPCODE_POWER8 macro
4392 {"rfebb", XL(19,146), XLS_MASK, POWER8, PPCVLE, {SXL}},
4580 {"bctar-", XLYLK(19,560,0,0), XLYBB_MASK, POWER8, PPCVLE, {BOE, BI}},
4581 {"bctarl-", XLYLK(19,560,0,1), XLYBB_MASK, POWER8, PPCVLE, {BOE, BI}},
4582 {"bctar+", XLYLK(19,560,1,0), XLYBB_MASK, POWER8, PPCVLE, {BOE, BI}},
4583 {"bctarl+", XLYLK(19,560,1,1), XLYBB_MASK, POWER8, PPCVLE, {BOE, BI}},
4584 {"bctar", XLLK(19,560,0), XLBH_MASK, POWER8, PPCVLE, {BO, BI, BH}},
4585 {"bctarl", XLLK(19,560,1), XLBH_MASK, POWER8, PPCVLE, {BO, BI, BH}},
4759 {"waitasec", X(31,30), XRTRARB_MASK, POWER8, POWER9, {0}},
4797 {"lbarx", X(31,52), XEH_MASK, POWER8|E6500, 0, {RT, RA0, RB, EH}},
[all …]
/openbmc/linux/Documentation/misc-devices/
H A Dibmvmc.rst44 POWER8 or newer processor-based server that is virtualized by PowerVM.
/openbmc/qemu/docs/system/arm/
H A Daspeed.rst16 - ``palmetto-bmc`` OpenPOWER Palmetto POWER8 BMC
/openbmc/linux/Documentation/driver-api/
H A Dvfio.rst477 Newer systems (POWER8 with IODA2) have improved hardware design which allows
/openbmc/qemu/qapi/
H A Dmachine.json1060 # ``-smp 2,cores=2,maxcpus=4 -cpu POWER8``::
/openbmc/linux/Documentation/virt/kvm/
H A Dapi.rst7221 between 1 and 8. On POWER8, vsmt_mode must also be no greater than