Home
last modified time | relevance | path

Searched refs:PLL_NPLL (Results 1 – 25 of 29) sorted by relevance

12

/openbmc/u-boot/include/dt-bindings/clock/
H A Drk3288-cru.h12 #define PLL_NPLL 5 macro
H A Drk3368-cru.h24 #define PLL_NPLL 6 macro
H A Drk3328-cru.h14 #define PLL_NPLL 5 macro
H A Drk3399-cru.h15 #define PLL_NPLL 6 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dpx30-cru.h10 #define PLL_NPLL 4 macro
H A Drk3328-cru.h15 #define PLL_NPLL 5 macro
H A Drk3288-cru.h15 #define PLL_NPLL 5 macro
H A Drk3368-cru.h15 #define PLL_NPLL 6 macro
H A Drk3399-cru.h16 #define PLL_NPLL 6 macro
H A Drockchip,rk3588-cru.h22 #define PLL_NPLL 7 macro
H A Drk3568-cru.h75 #define PLL_NPLL 6 macro
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3326-odroid-go.dtsi207 assigned-clocks = <&cru PLL_NPLL>,
H A Drk3399-gru-scarlet.dtsi369 <&cru PLL_NPLL>,
H A Drk3399-gru.dtsi354 <&cru PLL_NPLL>,
/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3288.c876 case PLL_NPLL: in rk3288_clk_set_rate()
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3328.c227 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
H A Dclk-rk3368.c140 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3368_PLL_CON(20),
H A Dclk-rk3288.c234 [npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3288_PLL_CON(16),
H A Dclk-px30.c194 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
H A Dclk-rk3399.c229 [npll] = PLL(pll_rk3399, PLL_NPLL, "npll", mux_pll_p, 0, RK3399_PLL_CON(40),
H A Dclk-rk3568.c335 [npll] = PLL(pll_rk3328, PLL_NPLL, "npll", mux_pll_p,
H A Dclk-rk3588.c689 [npll] = PLL(pll_rk3588, PLL_NPLL, "npll", mux_pll_p,
/openbmc/u-boot/arch/arm/dts/
H A Drk3399-gru.dtsi360 <&cru PLL_NPLL>,
H A Drk3288.dtsi606 <&cru PLL_NPLL>, <&cru ACLK_CPU>,
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3288.dtsi871 <&cru PLL_NPLL>, <&cru ACLK_CPU>,

12