Home
last modified time | relevance | path

Searched refs:PLL_HPLL (Results 1 – 20 of 20) sorted by relevance

/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3566-radxa-cm3-io.dts267 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-fastrhino-r66s.dtsi454 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-box-demo.dts469 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-nanopi-r5s.dtsi574 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-lubancat-1.dts578 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-roc-pc.dts637 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-evb1-v10.dts676 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-odroid-m1.dts728 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-lubancat-2.dts678 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-soquartz.dtsi672 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-roc-pc.dts686 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-anbernic-rgxx3.dtsi775 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-quartz64-b.dts724 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-bpi-r2-pro.dts841 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3568-rock-3a.dts838 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
H A Drk3566-quartz64-a.dts824 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
/openbmc/linux/include/dt-bindings/clock/
H A Drockchip,rv1126-cru.h68 #define PLL_HPLL 4 macro
H A Drk3568-cru.h14 #define PLL_HPLL 2 macro
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rv1126.c206 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,
H A Dclk-rk3568.c317 [hpll] = PLL(pll_rk3328, PLL_HPLL, "hpll", mux_pll_p,