Home
last modified time | relevance | path

Searched refs:PLL_AO (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8186-apmixedsys.c52 PLL_AO, 0, 22, 0x0208, 24, 0, 0, 0, 0x0208),
54 PLL_AO, 0, 22, 0x0218, 24, 0, 0, 0, 0x0218),
56 PLL_AO, 0, 22, 0x0228, 24, 0, 0, 0, 0x0228),
H A Dclk-mt8183-apmixedsys.c112 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0204, 24, 0x0, 0x0, 0,
115 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0214, 24, 0x0, 0x0, 0,
118 HAVE_RST_BAR | PLL_AO, BIT(24), 22, 8, 0x0294, 24, 0x0, 0x0, 0,
H A Dclk-mt6765.c706 PLL_AO, 22, 8, 0x0220, 24, 0, 0, 0, 0x0220, 0),
708 PLL_AO, 22, 8, 0x0210, 24, 0, 0, 0, 0x0210, 0),
710 PLL_AO, 22, 8, 0x0230, 24, 0, 0, 0, 0x0230, 0),
712 (HAVE_RST_BAR | PLL_AO), 22, 8, 0x0240, 24, 0, 0, 0, 0x0240,
725 PLL_AO, 22, 8, 0x02A4, 24, 0, 0, 0, 0x02A4, 0),
H A Dclk-mt8173-apmixedsys.c61 PLL(CLK_APMIXED_ARMCA15PLL, "armca15pll", 0x200, 0x20c, 0, PLL_AO,
63 PLL(CLK_APMIXED_ARMCA7PLL, "armca7pll", 0x210, 0x21c, 0, PLL_AO,
H A Dclk-mt7981-apmixed.c45 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x00000001, PLL_AO,
H A Dclk-mt7986-apmixed.c43 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x0, PLL_AO, 32,
H A Dclk-pll.h23 #define PLL_AO BIT(1) macro
H A Dclk-mt6779.c1185 PLL_AO, 0, 22, 8, 0x0204, 24, 0, 0, 0, 0x0204, 0, 0),
1187 PLL_AO, 0, 22, 8, 0x0214, 24, 0, 0, 0, 0x0214, 0, 0),
1189 PLL_AO, 0, 22, 8, 0x02A4, 24, 0, 0, 0, 0x02A4, 0, 0),
H A Dclk-mt7622-apmixedsys.c60 PLL_AO, 21, 0x0204, 24, 0, 0x0204, 0),
H A Dclk-mt8365-apmixedsys.c83 PLL_B(CLK_APMIXED_ARMPLL, "armpll", 0x030C, 0x0318, 0x00000001, PLL_AO,
H A Dclk-mt6795-apmixedsys.c47 PLL(CLK_APMIXED_ARMCA53PLL, "armca53pll", 0x200, 0x20c, 0, PLL_AO,
H A Dclk-pll.c314 init.flags = (data->flags & PLL_AO) ? CLK_IS_CRITICAL : 0; in mtk_clk_register_pll_ops()
H A Dclk-mt6797.c627 PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x0220, 0x022C, 0xF0000100, PLL_AO,
H A Dclk-mt2701.c941 PLL_AO, 21, 0x204, 24, 0x0, 0x204, 0),