Home
last modified time | relevance | path

Searched refs:PLLD_BASE (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/clk/tegra/
H A Dclk-tegra124.c50 #define PLLD_BASE 0xd0 macro
627 .base_reg = PLLD_BASE,
1500 plld_base = readl(clk_base + PLLD_BASE); in tegra124_132_clock_init_pre()
1502 writel(plld_base, clk_base + PLLD_BASE); in tegra124_132_clock_init_pre()
H A Dclk-tegra210.c71 #define PLLD_BASE 0xd0 macro
647 csi_src = readl_relaxed(clk_base + PLLD_BASE); in tegra210_venc_mbist_war()
648 writel_relaxed(csi_src | PLLD_BASE_CSI_CLKSOURCE, clk_base + PLLD_BASE); in tegra210_venc_mbist_war()
659 writel_relaxed(csi_src, clk_base + PLLD_BASE); in tegra210_venc_mbist_war()
2167 .base_reg = PLLD_BASE,
3132 CLK_SET_RATE_PARENT, clk_base + PLLD_BASE, in tegra210_periph_clk_init()
3798 value = readl(clk_base + PLLD_BASE); in tegra210_clock_init()
3800 writel(value, clk_base + PLLD_BASE); in tegra210_clock_init()
H A Dclk-tegra114.c65 #define PLLD_BASE 0xd0 macro
412 .base_reg = PLLD_BASE,
1030 clk_base + PLLD_BASE, 25, 1, 0, &pll_d_lock); in tegra114_periph_clk_init()
H A Dclk-tegra20.c56 #define PLLD_BASE 0xd0 macro
350 .base_reg = PLLD_BASE,
H A Dclk-tegra30.c65 #define PLLD_BASE 0xd0 macro
444 .base_reg = PLLD_BASE,