Home
last modified time | relevance | path

Searched refs:PERF_SOFT_RST_SOFT_CHIP_RST (Results 1 – 8 of 8) sorted by relevance

/openbmc/u-boot/arch/mips/mach-mscc/
H A Dreset.c37 writel(PERF_SOFT_RST_SOFT_CHIP_RST, BASE_DEVCPU_GCB + PERF_SOFT_RST); in _machine_restart()
54 register u32 resetbits = PERF_SOFT_RST_SOFT_CHIP_RST; in _machine_restart()
/openbmc/u-boot/board/mscc/ocelot/
H A Docelot.c30 writel(PERF_SOFT_RST_SOFT_CHIP_RST, BASE_DEVCPU_GCB + PERF_SOFT_RST); in mscc_switch_reset()
33 PERF_SOFT_RST_SOFT_CHIP_RST, false, 5000, false)) in mscc_switch_reset()
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/luton/
H A Dluton_devcpu_gcb.h12 #define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_devcpu_gcb.h17 #define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_devcpu_gcb.h13 #define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_devcpu_gcb.h15 #define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_devcpu_gcb.h15 #define PERF_SOFT_RST_SOFT_CHIP_RST BIT(0) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/
H A Dddr.h470 writel(PERF_SOFT_RST_SOFT_CHIP_RST, BASE_CFG + PERF_SOFT_RST); in hal_vcoreiii_ddr_failed()