Home
last modified time | relevance | path

Searched refs:PCI_PREF_MEMORY_BASE (Results 1 – 23 of 23) sorted by relevance

/openbmc/u-boot/drivers/pci/
H A Dpci_auto.c179 dm_pci_read_config16(dev, PCI_PREF_MEMORY_BASE, &prefechable_64); in dm_pciauto_prescan_setup_bridge()
210 dm_pci_write_config16(dev, PCI_PREF_MEMORY_BASE, in dm_pciauto_prescan_setup_bridge()
223 dm_pci_write_config16(dev, PCI_PREF_MEMORY_BASE, 0x1000); in dm_pciauto_prescan_setup_bridge()
H A Dpci_auto_old.c188 pci_hose_read_config_word(hose, dev, PCI_PREF_MEMORY_BASE, in pciauto_prescan_setup_bridge()
215 pci_hose_write_config_word(hose, dev, PCI_PREF_MEMORY_BASE, in pciauto_prescan_setup_bridge()
231 pci_hose_write_config_word(hose, dev, PCI_PREF_MEMORY_BASE, 0x1000); in pciauto_prescan_setup_bridge()
/openbmc/linux/arch/mips/pci/
H A Dfixup-rc32434.c54 pci_write_config_word(dev, PCI_PREF_MEMORY_BASE, 0x10); in rc32434_pci_early_fixup()
/openbmc/linux/drivers/pci/
H A Dpci-bridge-emul.c117 [PCI_PREF_MEMORY_BASE / 4] = {
424 bridge->pci_regs_behavior[PCI_PREF_MEMORY_BASE / 4].ro = ~0; in pci_bridge_emul_init()
425 bridge->pci_regs_behavior[PCI_PREF_MEMORY_BASE / 4].rw = 0; in pci_bridge_emul_init()
H A Dprobe.c369 pci_read_config_dword(bridge, PCI_PREF_MEMORY_BASE, &pmem); in pci_read_bridge_windows()
371 pci_write_config_dword(bridge, PCI_PREF_MEMORY_BASE, in pci_read_bridge_windows()
373 pci_read_config_dword(bridge, PCI_PREF_MEMORY_BASE, &pmem); in pci_read_bridge_windows()
374 pci_write_config_dword(bridge, PCI_PREF_MEMORY_BASE, 0x0); in pci_read_bridge_windows()
470 pci_read_config_word(dev, PCI_PREF_MEMORY_BASE, &mem_base_lo); in pci_read_bridge_mmio_pref()
H A Dsetup-res.c181 pci_write_config_dword(dev, PCI_PREF_MEMORY_BASE, 0x0000fff0); in pci_disable_bridge_window()
H A Dsetup-bus.c655 pci_write_config_dword(bridge, PCI_PREF_MEMORY_BASE, l); in pci_setup_bridge_mmio_pref()
/openbmc/qemu/hw/pci/
H A Dpci_bridge.c119 bridge, PCI_PREF_MEMORY_BASE, PCI_PREF_BASE_UPPER32); in pci_bridge_get_base()
294 pci_word_test_and_set_mask(conf + PCI_PREF_MEMORY_BASE, in pci_bridge_disable_base_limit()
331 pci_word_test_and_clear_mask(conf + PCI_PREF_MEMORY_BASE, in pci_bridge_reset()
H A Dpci.c899 pci_set_word(d->wmask + PCI_PREF_MEMORY_BASE, in pci_init_mask_bridge()
910 pci_word_test_and_set_mask(d->config + PCI_PREF_MEMORY_BASE, in pci_init_mask_bridge()
937 pci_word_test_and_set_mask(d->cmask + PCI_PREF_MEMORY_BASE, in pci_init_mask_bridge()
/openbmc/linux/arch/xtensa/lib/
H A Dpci-auto.c196 pci_write_config_word(dev, PCI_PREF_MEMORY_BASE, in pciauto_postscan_setup_bridge()
/openbmc/qemu/hw/pci-host/
H A Dpnv_phb.c233 pci_set_word(conf + PCI_PREF_MEMORY_BASE, 0x1); in pnv_phb_root_port_reset_hold()
/openbmc/linux/arch/x86/pci/
H A Dce4100.c224 case PCI_PREF_MEMORY_BASE: in bridge_read()
/openbmc/linux/drivers/pci/hotplug/
H A Dibmphp_pci.c919 pci_bus_read_config_word(ibmphp_pci_bus, devfn, PCI_PREF_MEMORY_BASE, &pfmem_base); in configure_bridge()
966 …pci_bus_write_config_word(ibmphp_pci_bus, devfn, PCI_PREF_MEMORY_BASE, 0x0000 | bus->rangePFMem->s… in configure_bridge()
981 pci_bus_write_config_word(ibmphp_pci_bus, devfn, PCI_PREF_MEMORY_BASE, 0xffff); in configure_bridge()
H A Dcpqphp_ctrl.c2488 rc = pci_bus_write_config_word(pci_bus, devfn, PCI_PREF_MEMORY_BASE, temp_word); in configure_new_function()
2684 rc = pci_bus_write_config_word(pci_bus, devfn, PCI_PREF_MEMORY_BASE, temp_word); in configure_new_function()
H A Dcpqphp_pci.c776 pci_bus_read_config_word(pci_bus, devfn, PCI_PREF_MEMORY_BASE, &w_base); in cpqhp_save_used_resources()
H A Dibmphp_res.c2058 pci_bus_read_config_word(ibmphp_pci_bus, devfn, PCI_PREF_MEMORY_BASE, &start_mem_address); in update_bridge_ranges()
/openbmc/qemu/include/standard-headers/linux/
H A Dpci_regs.h146 #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ macro
/openbmc/linux/include/uapi/linux/
H A Dpci_regs.h146 #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ macro
/openbmc/u-boot/cmd/
H A Dpci.c214 { "prefetch memory base", PCI_SIZE_16, PCI_PREF_MEMORY_BASE },
/openbmc/linux/arch/powerpc/platforms/powermac/
H A Dpci.c1233 pci_write_config_dword(dev, PCI_PREF_MEMORY_BASE, 0); in fixup_u4_pcie()
/openbmc/linux/drivers/pci/controller/
H A Dvmd.c558 writel(0x0000fff0, base + PCI_PREF_MEMORY_BASE); in vmd_domain_reset()
/openbmc/u-boot/include/
H A Dpci.h252 #define PCI_PREF_MEMORY_BASE 0x24 /* Prefetchable memory range behind */ macro
/openbmc/linux/drivers/pci/controller/dwc/
H A Dpcie-tegra194.c905 val = dw_pcie_readl_dbi(pci, PCI_PREF_MEMORY_BASE); in tegra_pcie_dw_host_init()
908 dw_pcie_writel_dbi(pci, PCI_PREF_MEMORY_BASE, val); in tegra_pcie_dw_host_init()