Home
last modified time | relevance | path

Searched refs:PB (Results 1 – 25 of 41) sorted by relevance

12

/openbmc/linux/drivers/net/fddi/skfp/
H A Dcfm.c101 smc->y[PB].scrub = 0 ; in cfm_init()
103 smc->y[PB].cem_pst = CEM_PST_DOWN ; in cfm_init()
108 smc->y[PB].pc_mode != PM_TREE)
115 if ( !THRU_ENABLED(smc) && smc->y[PB].cf_join ) { in selection_criteria()
159 if (np != PA && np != PB) { in cem_priv_state()
238 smc->y[PB].pc_mode == PM_PEER) || in cfm()
271 smc->mib.p[PB].fddiPORTCurrentPath = MIB_PATH_ISOLATED ; in cfm_fsm()
273 smc->mib.p[PB].fddiPORTMACPlacement = 0 ; in cfm_fsm()
287 smc->y[PB].cf_join || smc->y[PB].cf_loop)) { in cfm_fsm()
298 if ((smc->y[PB].cem_pst == CEM_PST_UP && smc->y[PB].cf_join && in cfm_fsm()
[all …]
H A Ddrvfbi.c230 u_short st = inpw(PLC(PB,PL_INTR_EVENT)) ; in plc1_irq()
232 plc_irq(smc,PB,st) ; in plc1_irq()
294 smc->y[PB].pmd_type[PMD_SK_CONN] = ConnectorType ; in read_address()
296 smc->y[PB].pmd_type[PMD_SK_PMD ] = PmdType ; in read_address()
396 phy = &smc->y[PB] ; in led_indication()
H A Dpcmplc.c245 (np == PB) ? TB : TM ; in pcm_init()
258 smc->y[PB].mib->fddiPORTPCMState = PC0_OFF ; in pcm_init()
262 mib->fddiPORTMy_Type = (np == PB) ? TB : TA ; in pcm_init()
572 CLEAR(PLC(PB,PL_CNTRL_B),PL_CONFIG_CNTRL) ; in plc_config_mux()
573 CLEAR(PLC(PB,PL_CNTRL_A),PL_SC_REM_LOOP) ; in plc_config_mux()
933 if (smc->s.sas == SMT_DAS && np == PB && in pcm_fsm()
935 smc->y[PB].pc_mode == PM_TREE)) { in pcm_fsm()
1118 DB_PCMN(1, "LEM %c :", phy->np == PB ? 'B' : 'A'); in lem_evaluate()
1534 if ((np == PB) || ((np == PA) && in pc_tcode_actions()
1535 (smc->y[PB].mib->fddiPORTConnectState != in pc_tcode_actions()
[all …]
H A Decm.c355 ls_b = sm_pm_get_ls(smc,PB) ; in ecm_fsm()
448 else if ((smc->e.trace_prop & ENTITY_BIT(ENTITY_PHY(PB))) && in prop_actions()
449 port_out != PB) { in prop_actions()
/openbmc/linux/drivers/pinctrl/freescale/
H A Dpinctrl-imx1.c16 #define PB 1 macro
53 MX1_PAD_SD_DAT0 = PAD_ID(PB, 8),
54 MX1_PAD_SD_DAT1 = PAD_ID(PB, 9),
55 MX1_PAD_SD_DAT2 = PAD_ID(PB, 10),
56 MX1_PAD_SD_DAT3 = PAD_ID(PB, 11),
57 MX1_PAD_SD_SCLK = PAD_ID(PB, 12),
58 MX1_PAD_SD_CMD = PAD_ID(PB, 13),
59 MX1_PAD_SIM_SVEN = PAD_ID(PB, 14),
60 MX1_PAD_SIM_PD = PAD_ID(PB, 15),
61 MX1_PAD_SIM_TX = PAD_ID(PB, 16),
[all …]
H A Dpinctrl-imx27.c20 #define PB 1 macro
60 MX27_PAD_SD2_D0 = PAD_ID(PB, 4),
61 MX27_PAD_SD2_D1 = PAD_ID(PB, 5),
62 MX27_PAD_SD2_D2 = PAD_ID(PB, 6),
63 MX27_PAD_SD2_D3 = PAD_ID(PB, 7),
64 MX27_PAD_SD2_CMD = PAD_ID(PB, 8),
65 MX27_PAD_SD2_CLK = PAD_ID(PB, 9),
66 MX27_PAD_CSI_D0 = PAD_ID(PB, 10),
67 MX27_PAD_CSI_D1 = PAD_ID(PB, 11),
68 MX27_PAD_CSI_D2 = PAD_ID(PB, 12),
[all …]
/openbmc/linux/Documentation/arch/x86/x86_64/
H A Dmm.rst81 from 0.125 PB to 64 PB. All kernel mappings shift down to the -64 PB starting
91 …0000000000000000 | 0 | 00ffffffffffffff | 64 PB | user-space virtual memory, different …
94 …0100000000000000 | +64 PB | feffffffffffffff | ~16K PB | ... huge, still almost 64 bits wide h…
95 … | | | | virtual memory addresses up to the -64 PB
102 …ff00000000000000 | -64 PB | ff0fffffffffffff | 4 PB | ... guard hole, also reserved for hyp…
103 ff10000000000000 | -60 PB | ff10ffffffffffff | 0.25 PB | LDT remap for PTI
104 …ff11000000000000 | -59.75 PB | ff90ffffffffffff | 32 PB | direct mapping of all physical memory…
105 ff91000000000000 | -27.75 PB | ff9fffffffffffff | 3.75 PB | ... unused hole
106 ffa0000000000000 | -24 PB | ffd1ffffffffffff | 12.5 PB | vmalloc/ioremap space (vmalloc_base)
107 ffd2000000000000 | -11.5 PB | ffd3ffffffffffff | 0.5 PB | ... unused hole
[all …]
/openbmc/linux/Documentation/riscv/
H A Dvm-layout.rst111 …0000000000000000 | 0 | 00ffffffffffffff | 64 PB | user-space virtual memory, different …
114 …0100000000000000 | +64 PB | feffffffffffffff | ~16K PB | ... huge, almost 64 bits wide hole of…
115 … | | | | virtual memory addresses up to the -64 PB
122 ff1bfffffea00000 | -57 PB | ff1bfffffeffffff | 6 MB | fixmap
123 ff1bffffff000000 | -57 PB | ff1bffffffffffff | 16 MB | PCI io
124 ff1c000000000000 | -57 PB | ff1fffffffffffff | 1 PB | vmemmap
125 ff20000000000000 | -56 PB | ff5fffffffffffff | 16 PB | vmalloc/ioremap space
126 … ff60000000000000 | -40 PB | ffdeffffffffffff | 32 PB | direct mapping of all physical memory
127 ffdf000000000000 | -8 PB | fffffffeffffffff | 8 PB | kasan
/openbmc/u-boot/board/freescale/p1010rdb/
H A DREADME.P1010RDB-PB3 The P1010RDB-PB is a Freescale Reference Design Board that hosts the P1010 SoC.
4 P1010RDB-PB is a variation of previous P1010RDB-PA board.
13 The P1010RDB-PB board features are as following:
62 P1010RDB-PB default DIP-switch settings
71 P1010RDB-PB boot mode settings via DIP-switch
80 Switch P1010RDB-PB boot mode via software without setting DIP-switch
89 Frequency combination support on P1010RDB-PB
178 Boot Linux from network using TFTP on P1010RDB-PB
187 For more details, please refer to P1010RDB-PB User Guide and access website
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dp1010rdb-pb.dts11 model = "fsl,P1010RDB-PB";
12 compatible = "fsl,P1010RDB-PB";
H A Dp1010rdb-pb_36b.dts38 model = "fsl,P1010RDB-PB";
39 compatible = "fsl,P1010RDB-PB";
/openbmc/linux/arch/m68k/include/asm/
H A DMC68328.h464 #define PB(x) (1 << (x)) macro
465 #define PB_D(x) PB(x) /* This is specific to port B only */
467 #define PB_D0 PB(0) /* Use D0 as PB(0) */
468 #define PB_D1 PB(1) /* Use D1 as PB(1) */
469 #define PB_D2 PB(2) /* Use D2 as PB(2) */
470 #define PB_D3 PB(3) /* Use D3 as PB(3) */
471 #define PB_D4 PB(4) /* Use D4 as PB(4) */
472 #define PB_D5 PB(5) /* Use D5 as PB(5) */
473 #define PB_D6 PB(6) /* Use D6 as PB(6) */
474 #define PB_D7 PB(7) /* Use D7 as PB(7) */
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsun8i-r16-nintendo-nes-classic.dts24 * UART0 is available on two ports: PB and PF, both are accessible.
25 * PF can also be used for the SD card so PB is preferred.
H A Dsun8i-h2-plus-bananapi-m2-zero.dts206 /* PB */
H A Dsun7i-a20-bananapi.dts208 /* PB */
/openbmc/qemu/docs/system/arm/
H A Drealview.rst5 the EB, PB-A8 and PBX-A9. Due to interactions with the bootloader, only
8 Kernels for the PB-A8 board should have CONFIG_REALVIEW_HIGH_PHYS_OFFSET
/openbmc/linux/arch/arm/boot/dts/arm/
H A Dversatile-pb.dts5 model = "ARM Versatile PB";
9 /* The Versatile PB is using more SIC IRQ lines than the AB */
/openbmc/u-boot/board/freescale/mpc8569mds/
H A DREADME3 MPC8569MDS is composed of two boards - PB (Processor Board) and PIB (Platform
4 I/O Board). The mpc8569 PowerTM processor is mounted on PB board.
/openbmc/linux/drivers/parisc/
H A DKconfig17 bool "HP-PB bus support"
20 The HP-PB bus was used in the Nova class and K-class servers.
/openbmc/linux/Documentation/arch/arm64/
H A Dmemory.rst50 0000000000000000 000fffffffffffff 4PB user
51 fff0000000000000 ffff7fffffffffff ~4PB kernel logical memory map
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dst,stm32-pinctrl.txt83 - port: The gpio port index (PA = 0, PB = 1, ..., PK = 11)
/openbmc/linux/Documentation/networking/device_drivers/can/
H A Dcan327.rst167 mode (using "``AT PB``", see code or datasheet).
248 These chips do not support the "``AT PB``" command, and thus cannot
/openbmc/linux/Documentation/admin-guide/media/
H A Dfrontend-cardlist.rst109 dib7000m DiBcom 7000MA/MB/PA/PB/MC
/openbmc/linux/Documentation/filesystems/
H A Dxfs-self-describing-metadata.rst14 adequate for supporting PB scale filesystems with billions of inodes, however it
32 However, if we scale the filesystem up to 1PB, we now have 10x as much metadata
36 concern for supporting PB scale filesystems is minimising the time and effort
/openbmc/linux/Documentation/powerpc/
H A Dimc.rst119 | 4-6 | PB scope |

12