Home
last modified time | relevance | path

Searched refs:MUX_APLL_SEL (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos5_setup.h496 #define MUX_APLL_SEL 1 macro
500 | (MUX_APLL_SEL))
764 #define MUX_APLL_SEL 1 macro
768 | (MUX_APLL_SEL))
/openbmc/u-boot/board/samsung/odroid/
H A Dodroid.c115 clr_src_cpu = MUX_APLL_SEL(1) | MUX_CORE_SEL(1) | in board_clock_init()
117 set = MUX_APLL_SEL(0) | MUX_CORE_SEL(1) | MUX_HPM_SEL(1) | in board_clock_init()
137 set = MUX_APLL_SEL(1) | MUX_CORE_SEL(0) | MUX_HPM_SEL(0) | in board_clock_init()
H A Dsetup.h19 #define MUX_APLL_SEL(x) ((x) & 0x1) macro