Home
last modified time | relevance | path

Searched refs:MSR_SPE (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/arch/powerpc/include/asm/
H A Dswitch_to.h102 msr_check_and_clear(MSR_SPE); in disable_kernel_spe()
H A Dreg.h84 #ifndef MSR_SPE
85 #define MSR_SPE 0 macro
H A Dreg_booke.h30 #define MSR_SPE __MASK(MSR_SPE_LG) macro
/openbmc/linux/arch/powerpc/kernel/
H A Dprocess.c373 msr_check_and_set(MSR_SPE); in giveup_spe()
375 msr_check_and_clear(MSR_SPE); in giveup_spe()
383 msr_check_and_set(MSR_SPE); in enable_kernel_spe()
385 if (current->thread.regs && (current->thread.regs->msr & MSR_SPE)) { in enable_kernel_spe()
396 if (tsk->thread.regs->msr & MSR_SPE) { in flush_spe_to_thread()
417 msr_all_available |= MSR_SPE; in init_msr_all_available()
445 if (usermsr & MSR_SPE) in giveup_all()
587 if (usermsr & MSR_SPE) in save_all()
599 if (tsk->thread.regs->msr & MSR_SPE) in flush_all_to_thread()
H A Dhead_85xx.S848 oris r5,r5,MSR_SPE@h
852 oris r9,r9,MSR_SPE@h
868 oris r3,r3,MSR_SPE@h
979 lis r3,MSR_SPE@h
H A Dsignal_32.c322 msr |= MSR_SPE; in __unsafe_save_user_regs()
545 regs_set_return_msr(regs, regs->msr & ~MSR_SPE); in restore_user_regs()
546 if (msr & MSR_SPE) { in restore_user_regs()
H A Dtraps.c2205 if (regs->msr & MSR_SPE) in DEFINE_INTERRUPT_HANDLER()
/openbmc/linux/arch/powerpc/kvm/
H A Dbooke.c119 vcpu->arch.shadow_msr &= ~MSR_SPE; in kvmppc_vcpu_disable_spe()
129 vcpu->arch.shadow_msr |= MSR_SPE; in kvmppc_vcpu_enable_spe()
135 if (vcpu->arch.shared->msr & MSR_SPE) { in kvmppc_vcpu_sync_spe()
136 if (!(vcpu->arch.shadow_msr & MSR_SPE)) in kvmppc_vcpu_sync_spe()
138 } else if (vcpu->arch.shadow_msr & MSR_SPE) { in kvmppc_vcpu_sync_spe()
1177 if (vcpu->arch.shared->msr & MSR_SPE) in kvmppc_handle_exit()
H A De500.c310 if (vcpu->arch.shadow_msr & MSR_SPE) in kvmppc_core_vcpu_put_e500()
/openbmc/qemu/target/ppc/
H A Dhelper_regs.c166 if ((ppc_flags & POWERPC_FLAG_SPE) && (msr & (1 << MSR_SPE))) { in hreg_compute_hflags_value()
H A Dcpu.h435 #define MSR_SPE PPC_BIT_NR(38) /* SPE enable for BookE x hflags */ macro
485 FIELD(MSR, SPE, MSR_SPE, 1)
H A Dcpu_init.c2777 (1ull << MSR_SPE) | in POWERPC_FAMILY()
3055 (1ull << MSR_SPE) | in POWERPC_FAMILY()
3099 (1ull << MSR_SPE) | in POWERPC_FAMILY()
7281 msr |= (target_ulong)1 << MSR_SPE; /* Allow SPE usage */ in ppc_cpu_reset_hold()
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dprocessor.h21 #define MSR_SPE (1<<25) /* Enable SPE(e500) */ macro