Home
last modified time | relevance | path

Searched refs:MEM (Results 1 – 25 of 39) sorted by relevance

12

/openbmc/qemu/tests/tcg/s390x/
H A Dex-relative-long.c30 #define MEM 0xfedcba9889abcdef macro
37 F(cgfrl, REG, MEM, 2) \
38 F(cghrl, REG, MEM, 2) \
39 F(cgrl, REG, MEM, 2) \
40 F(chrl, REG, MEM, 1) \
41 F(clgfrl, REG, MEM, 2) \
42 F(clghrl, REG, MEM, 2) \
43 F(clgrl, REG, MEM, 1) \
44 F(clhrl, REG, MEM, 2) \
45 F(clrl, REG, MEM, 1) \
[all …]
/openbmc/u-boot/board/freescale/mpc8641hpcn/
H A DREADME122 0x8000_0000 0x9fff_ffff RIO MEM 512M
123 0x8000_0000 0x9fff_ffff PCI1/PEX1 MEM 512M
124 0xa000_0000 0xbfff_ffff PCI2/PEX2 MEM 512M
137 and mappings. Note that with the exception of PCI MEM and RIO, the low
143 0xc_0000_0000 0xc_1fff_ffff RIO MEM 512M
144 0xc_0000_0000 0xc_1fff_ffff PCI1/PEX1 MEM 512M
145 0xc_2000_0000 0xc_3fff_ffff PCI2/PEX2 MEM 512M
/openbmc/u-boot/arch/arm/dts/
H A Darmada-xp-mv78460.dtsi129 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
131 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
133 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
135 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
138 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
140 0x82000000 0x6 0 MBUS_ID(0x08, 0xd8) 0 1 0 /* Port 1.1 MEM */
142 0x82000000 0x7 0 MBUS_ID(0x08, 0xb8) 0 1 0 /* Port 1.2 MEM */
144 0x82000000 0x8 0 MBUS_ID(0x08, 0x78) 0 1 0 /* Port 1.3 MEM */
147 0x82000000 0x9 0 MBUS_ID(0x04, 0xf8) 0 1 0 /* Port 2.0 MEM */
150 0x82000000 0xa 0 MBUS_ID(0x08, 0xf8) 0 1 0 /* Port 3.0 MEM */
H A Darmada-xp-mv78260.dtsi111 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
113 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
115 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
117 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
120 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
122 0x82000000 0x6 0 MBUS_ID(0x08, 0xd8) 0 1 0 /* Port 1.1 MEM */
124 0x82000000 0x7 0 MBUS_ID(0x08, 0xb8) 0 1 0 /* Port 1.2 MEM */
126 0x82000000 0x8 0 MBUS_ID(0x08, 0x78) 0 1 0 /* Port 1.3 MEM */
129 0x82000000 0x9 0 MBUS_ID(0x04, 0xf8) 0 1 0 /* Port 2.0 MEM */
H A Darmada-385.dtsi52 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */
54 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */
56 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */
58 0x82000000 0x4 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 3 MEM */
H A Darmada-380.dtsi53 0x82000000 0x1 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 0 MEM */
55 0x82000000 0x2 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 1 MEM */
57 0x82000000 0x3 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 2 MEM */
H A Darmada-xp-mv78230.dtsi106 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
108 0x82000000 0x2 0 MBUS_ID(0x04, 0xd8) 0 1 0 /* Port 0.1 MEM */
110 0x82000000 0x3 0 MBUS_ID(0x04, 0xb8) 0 1 0 /* Port 0.2 MEM */
112 0x82000000 0x4 0 MBUS_ID(0x04, 0x78) 0 1 0 /* Port 0.3 MEM */
114 0x82000000 0x5 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */
H A Dkirkwood-98dx4122.dtsi16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
H A Dkirkwood-6192.dtsi16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
H A Dkirkwood-6281.dtsi16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
/openbmc/qemu/disas/
H A Dalpha.c590 #define MEM(oo) MEM_(oo), MEM_MASK macro
723 { "lda", MEM(0x08), BASE, { RA, MDISP, ZB } }, /* pseudo */
724 { "lda", MEM(0x08), BASE, ARG_MEM },
725 { "ldah", MEM(0x09), BASE, { RA, MDISP, ZB } }, /* pseudo */
726 { "ldah", MEM(0x09), BASE, ARG_MEM },
727 { "ldbu", MEM(0x0A), BWX, ARG_MEM },
730 { "ldq_u", MEM(0x0B), BASE, ARG_MEM },
731 { "ldwu", MEM(0x0C), BWX, ARG_MEM },
732 { "stw", MEM(0x0D), BWX, ARG_MEM },
733 { "stb", MEM(0x0E), BWX, ARG_MEM },
[all …]
/openbmc/u-boot/board/freescale/mpc837xerdb/
H A DREADME41 0x8000_0000 0x8fff_ffff PCI MEM prefetch 256M 32
42 0x9000_0000 0x9fff_ffff PCI MEM non-prefetch 256M 32
/openbmc/u-boot/lib/zlib/
H A Dinflate.h49 MEM, /* got an inflate() memory error -- remain here until reset */ enumerator
/openbmc/u-boot/board/freescale/mpc837xemds/
H A DREADME45 0x8000_0000 0x8fff_ffff PCI MEM prefetch 256M
46 0x9000_0000 0x9fff_ffff PCI MEM non-prefetch 256M
/openbmc/u-boot/tools/patman/test/
H A D0001-pci-Correct-cast-for-sandbox.patch43 is_io ? "I/O" : "MEM",
/openbmc/u-boot/board/freescale/mpc832xemds/
H A DREADME66 0x8000_0000 0x8fff_ffff PCI MEM prefetch 256M
67 0x9000_0000 0x9fff_ffff PCI MEM non-prefetch 256M
/openbmc/u-boot/include/
H A Dlattice.h143 #define MEM 0x19 /* macro
/openbmc/u-boot/board/freescale/mpc8323erdb/
H A DREADME8 0x8000_0000 0x8fff_ffff PCI MEM 256M
/openbmc/u-boot/doc/
H A DREADME.mpc83xxads36 0x8000_0000 0x9fff_ffff PCI MEM 512M
H A DREADME.mpc85xxcds37 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
38 0xa000_0000 0xbfff_ffff PCI2 MEM 512M
/openbmc/qemu/target/arm/tcg/
H A Dsve_helper.c7194 #define DO_LD1_ZPZ_S(MEM, OFS, MSZ) \ argument
7195 void HELPER(sve_ld##MEM##_##OFS)(CPUARMState *env, void *vd, void *vg, \
7199 off_##OFS##_s, sve_ld1##MEM##_host, sve_ld1##MEM##_tlb); \
7201 void HELPER(sve_ld##MEM##_##OFS##_mte)(CPUARMState *env, void *vd, void *vg, \
7205 off_##OFS##_s, sve_ld1##MEM##_host, sve_ld1##MEM##_tlb); \
7208 #define DO_LD1_ZPZ_D(MEM, OFS, MSZ) \ argument
7209 void HELPER(sve_ld##MEM##_##OFS)(CPUARMState *env, void *vd, void *vg, \
7213 off_##OFS##_d, sve_ld1##MEM##_host, sve_ld1##MEM##_tlb); \
7215 void HELPER(sve_ld##MEM##_##OFS##_mte)(CPUARMState *env, void *vd, void *vg, \
7219 off_##OFS##_d, sve_ld1##MEM##_host, sve_ld1##MEM##_tlb); \
[all …]
/openbmc/u-boot/board/freescale/mpc8315erdb/
H A DREADME34 0x8000_0000 0x8fff_ffff PCI MEM 256M
/openbmc/u-boot/board/freescale/mpc8569mds/
H A DREADME14 0xa000_0000 0xbfff_ffff PCIe MEM 512MB
/openbmc/u-boot/board/freescale/mpc8313erdb/
H A DREADME34 0x8000_0000 0x8fff_ffff PCI MEM 256M
/openbmc/qemu/docs/
H A Dpci_expander_bridge.txt56 - All the devices behind the bridge will use bridge's IO/MEM windows compacting

12