| /openbmc/u-boot/doc/ |
| H A D | README.bitbangMII | 21 MDC_DECLARE - Declaration needed to access to the MDC pin (optional)
22 MDC(v) - Write v on the MDC pin
41 int (*set_mdc)() - Write the MDC pin
|
| /openbmc/linux/Documentation/devicetree/bindings/dma/ |
| H A D | img-mdc-dma.txt | 1 * IMG Multi-threaded DMA Controller (MDC)
5 - reg: Must contain the base address and length of the MDC registers.
10 - sys: MDC system interface clock.
|
| /openbmc/linux/arch/powerpc/boot/dts/ |
| H A D | kmeter1.dts | 149 0 2 1 0 1 0 /* MDC */
175 0 2 1 0 1 0 /* MDC */
201 0 2 1 0 1 0 /* MDC */
221 0 2 1 0 1 0 /* MDC */
239 0 2 1 0 1 0 /* MDC */
257 0 2 1 0 1 0 /* MDC */
275 0 2 1 0 1 0 /* MDC */
|
| /openbmc/u-boot/board/freescale/b4860qds/ |
| H A D | b4_pbi.cfg | 25 #slowing down the MDC clock to make it <= 2.5 MHZ
|
| /openbmc/u-boot/board/freescale/t208xqds/ |
| H A D | t208x_pbi.cfg | 32 #Errata for slowing down the MDC clock to make it <= 2.5 MHZ
|
| /openbmc/u-boot/board/freescale/t208xrdb/ |
| H A D | t2080_pbi.cfg | 32 #Errata for slowing down the MDC clock to make it <= 2.5 MHZ
|
| /openbmc/linux/arch/arm/boot/dts/st/ |
| H A D | stm32mp151a-prtt1l.dtsi | 40 /* DP83TD510E PHYs have max MDC rate of 1.75MHz. Since we can't reduce
41 * stmmac MDC clock without reducing system bus rate, we need to use
|
| /openbmc/linux/Documentation/devicetree/bindings/net/ |
| H A D | mdio-gpio.yaml | 32 - description: MDC
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | armada-38x-controlcenterdc.dts | 262 gpios = < /*MDC*/ &gpio0 13 0
366 gpios = < /*MDC*/ &gpio0 25 0
470 gpios = < /*MDC*/ &gpio1 14 0
|
| H A D | armada-8040-db.dts | 98 * [32,34] GE_MDIO/MDC
203 * [27,31] GE_MDIO/MDC
|
| /openbmc/linux/arch/arm/boot/dts/broadcom/ |
| H A D | bcm47094-asus-rt-ac88u.dts | 21 /* 7 = MDIO (has input reads), 6 = MDC (clock, output only) */
|
| /openbmc/linux/arch/arm/boot/dts/gemini/ |
| H A D | gemini-sq201.dts | 58 /* Uses MDC and MDIO */
59 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-ns2502.dts | 34 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-ssi1328.dts | 34 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-sl93512r.dts | 73 /* Uses MDC and MDIO */
74 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-rut1xx.dts | 61 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-dlink-dns-313.dts | 154 /* Uses MDC and MDIO */
155 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-wbd111.dts | 73 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| H A D | gemini-wbd222.dts | 72 gpios = <&gpio0 22 GPIO_ACTIVE_HIGH>, /* MDC */
|
| /openbmc/u-boot/include/configs/ |
| H A D | MPC8560ADS.h | 308 #define MDC(bit) if(bit) iop->pdat |= 0x00200000; \ macro
|
| /openbmc/linux/arch/arm/boot/dts/ti/omap/ |
| H A D | am335x-netcan-plus-1xx.dts | 92 "MDC",
|
| H A D | am335x-baltos-ir2110.dts | 88 "MDC",
|
| /openbmc/linux/drivers/net/ethernet/sis/ |
| H A D | sis900.h | 61 MDC = 0x00000040, MDDIR = 0x00000020, MDIO = 0x00000010, /* 7016 specific */ enumerator
|
| /openbmc/linux/Documentation/devicetree/bindings/net/dsa/ |
| H A D | realtek.yaml | 51 description: GPIO line for the MDC clock line.
148 /* 22 = MDIO (has input reads), 21 = MDC (clock, output only) */
|
| /openbmc/linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | mediatek,mt7622-pinctrl.yaml | 272 I2S3_OUT, I2S4_OUT, GPIO_B, MDC, MDIO, G2_TXD0, G2_TXD1,
377 pins = "MDC";
|