Home
last modified time | relevance | path

Searched refs:MBUS_CLK_GATE (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a83t.c395 clrbits_le32(&ccm->mbus_clk_cfg, MBUS_CLK_GATE); in mctl_sys_init()
413 setbits_le32(&ccm->mbus_clk_cfg, MBUS_CLK_GATE); in mctl_sys_init()
H A Ddram_sunxi_dw.c371 clrbits_le32(&ccm->mbus0_clk_cfg, MBUS_CLK_GATE); in mctl_sys_init()
405 setbits_le32(&ccm->mbus0_clk_cfg, MBUS_CLK_GATE); in mctl_sys_init()
H A Ddram_sun8i_a33.c317 setbits_le32(&ccm->mbus0_clk_cfg, MBUS_CLK_GATE); in mctl_sys_init()
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dclock_sun8i_a83t.h268 #define MBUS_CLK_GATE (0x1 << 31) macro
H A Dclock_sun6i.h452 #define MBUS_CLK_GATE (0x1 << 31) macro