Home
last modified time | relevance | path

Searched refs:INTR_MASK (Results 1 – 20 of 20) sorted by relevance

/openbmc/qemu/hw/misc/
H A Darmsse-mhu.c49 #define INTR_MASK 0xf macro
111 s->cpu0intr |= (value & INTR_MASK); in armsse_mhu_write()
114 s->cpu0intr &= ~(value & INTR_MASK); in armsse_mhu_write()
117 s->cpu1intr |= (value & INTR_MASK); in armsse_mhu_write()
120 s->cpu1intr &= ~(value & INTR_MASK); in armsse_mhu_write()
/openbmc/linux/drivers/crypto/marvell/octeontx2/
H A Dotx2_cptpf_main.c74 INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
78 RVU_PF_VFFLR_INT_ENA_W1SX(0), INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
81 INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
84 RVU_PF_VFME_INT_ENA_W1SX(0), INTR_MASK(num_vfs)); in cptpf_enable_vf_flr_me_intrs()
90 INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
92 RVU_PF_VFFLR_INT_ENA_W1SX(1), INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
95 INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
97 RVU_PF_VFME_INT_ENA_W1SX(1), INTR_MASK(num_vfs - 64)); in cptpf_enable_vf_flr_me_intrs()
107 RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(num_vfs)); in cptpf_disable_vf_flr_me_intrs()
113 RVU_PF_VFME_INT_ENA_W1CX(0), INTR_MASK(num_vfs)); in cptpf_disable_vf_flr_me_intrs()
[all …]
/openbmc/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu.c2585 RVU_AF_PFAF_MBOX_INT, INTR_MASK(hw->total_pfs)); in rvu_enable_mbox_intr()
2589 INTR_MASK(hw->total_pfs) & ~1ULL); in rvu_enable_mbox_intr()
2831 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
2835 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
2839 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_unregister_interrupts()
2926 RVU_AF_PFFLR_INT, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
2929 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_register_interrupts()
2946 RVU_AF_PFTRPEND, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
2949 RVU_AF_PFME_INT, INTR_MASK(rvu->hw->total_pfs)); in rvu_register_interrupts()
2952 INTR_MASK(rvu->hw->total_pfs) & ~1ULL); in rvu_register_interrupts()
[all …]
H A Dmbox.h37 #define INTR_MASK(pfvfs) ((pfvfs < 64) ? (BIT_ULL(pfvfs) - 1) : (~0ull)) macro
/openbmc/linux/drivers/net/ethernet/chelsio/cxgb3/
H A Dvsc8211.c71 #define INTR_MASK (CFG_CHG_INTR_MASK | VSC_INTR_TX_FIFO | VSC_INTR_RX_FIFO | \ macro
100 INTR_MASK); in vsc8211_intr_enable()
331 cause &= INTR_MASK; in vsc8211_intr_handler()
/openbmc/linux/drivers/staging/qlge/
H A Dqlge_mpi.c222 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); in qlge_idc_req_aen()
291 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); in qlge_link_up()
537 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); in qlge_mailbox_command()
603 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI); in qlge_mailbox_command()
1239 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); in qlge_mpi_work()
1253 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI); in qlge_mpi_work()
H A Dqlge.h819 INTR_MASK = 0x38, enumerator
H A Dqlge_main.c2413 (qlge_read32(qdev, INTR_MASK) & INTR_MASK_PI)) { in qlge_isr()
2420 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16)); in qlge_isr()
3581 qlge_write32(qdev, INTR_MASK, (INTR_MASK_PI << 16) | INTR_MASK_PI); in qlge_adapter_initialize()
/openbmc/qemu/include/hw/ppc/
H A Dmac_dbdma.h128 #define INTR_MASK 0x0030 macro
/openbmc/linux/drivers/usb/host/
H A Dehci-hcd.c94 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
666 ehci_writel(ehci, INTR_MASK, in ehci_run()
737 masked_status = current_status & (INTR_MASK | STS_FLR); in ehci_irq()
750 if (current_status & INTR_MASK) in ehci_irq()
1191 int mask = INTR_MASK; in ehci_resume()
H A Dehci-hub.c358 mask = INTR_MASK; in ehci_bus_suspend()
506 ehci_writel(ehci, INTR_MASK, &ehci->regs->intr_enable); in ehci_bus_resume()
H A Doxu210hp-hcd.c151 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
2873 status &= INTR_MASK; in oxu210_hcd_irq()
3168 writel(INTR_MASK, &oxu->regs->intr_enable); /* Turn On Interrupts */ in oxu_run()
3920 mask = INTR_MASK; in oxu_bus_suspend()
4007 writel(INTR_MASK, &oxu->regs->intr_enable); in oxu_bus_resume()
/openbmc/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A Dotx2_pf.c83 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1CX(0), INTR_MASK(vfs)); in otx2_disable_flr_me_intr()
88 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(vfs)); in otx2_disable_flr_me_intr()
95 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in otx2_disable_flr_me_intr()
99 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in otx2_disable_flr_me_intr()
251 otx2_write64(pf, RVU_PF_VFME_INTX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
252 otx2_write64(pf, RVU_PF_VFME_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
255 otx2_write64(pf, RVU_PF_VFFLR_INTX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
256 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1SX(0), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
261 otx2_write64(pf, RVU_PF_VFME_INTX(1), INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
263 INTR_MASK(numvfs)); in otx2_register_flr_me_intr()
[all …]
/openbmc/linux/drivers/net/ethernet/cavium/thunder/
H A Dnic_main.c103 #define INTR_MASK(vfs) ((vfs < 64) ? (BIT_ULL(vfs) - 1) : (~0ull)) in nic_enable_mbx_intr() macro
106 nic_reg_write(nic, NIC_PF_MAILBOX_INT, INTR_MASK(vf_cnt)); in nic_enable_mbx_intr()
109 nic_reg_write(nic, NIC_PF_MAILBOX_ENA_W1S, INTR_MASK(vf_cnt)); in nic_enable_mbx_intr()
113 INTR_MASK(vf_cnt - 64)); in nic_enable_mbx_intr()
115 INTR_MASK(vf_cnt - 64)); in nic_enable_mbx_intr()
/openbmc/linux/drivers/gpu/drm/rockchip/
H A Drockchip_drm_vop.h247 #define INTR_MASK (DSP_HOLD_VALID_INTR | FS_INTR | \ macro
H A Drockchip_drm_vop.c1790 active_irqs = VOP_INTR_GET_TYPE(vop, status, INTR_MASK); in vop_isr()
2049 VOP_INTR_SET_TYPE(vop, clear, INTR_MASK, 1); in vop_initial()
2050 VOP_INTR_SET_TYPE(vop, enable, INTR_MASK, 0); in vop_initial()
/openbmc/linux/drivers/input/keyboard/
H A Dspear-keyboard.c32 #define INTR_MASK 0x54 macro
/openbmc/qemu/hw/misc/macio/
H A Dmac_dbdma.c130 intr = le16_to_cpu(current->command) & INTR_MASK; in conditional_interrupt()
/openbmc/linux/drivers/net/phy/
H A Dbcm-phy-ptp.c66 #define INTR_MASK 0x085e macro
/openbmc/linux/drivers/usb/fotg210/
H A Dfotg210-hcd.c77 #define INTR_MASK (STS_IAA | STS_FATAL | STS_PCD | STS_ERR | STS_INT) macro
5066 fotg210_writel(fotg210, INTR_MASK, in fotg210_run()
5130 masked_status = status & (INTR_MASK | STS_FLR); in fotg210_irq()