Home
last modified time | relevance | path

Searched refs:ICPU_MEMPHY_CFG_PHY_FIFO_RST (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/arch/mips/mach-mscc/include/mach/
H A Dddr.h377 setbits_le32(BASE_CFG + ICPU_MEMPHY_CFG, ICPU_MEMPHY_CFG_PHY_FIFO_RST); in memphy_soft_reset()
379 clrbits_le32(BASE_CFG + ICPU_MEMPHY_CFG, ICPU_MEMPHY_CFG_PHY_FIFO_RST); in memphy_soft_reset()
662 writel(memphy_cfg | ICPU_MEMPHY_CFG_PHY_FIFO_RST, in hal_vcoreiii_ddr_failed()
664 writel(memphy_cfg & ~ICPU_MEMPHY_CFG_PHY_FIFO_RST, in hal_vcoreiii_ddr_failed()
666 writel(memphy_cfg | ICPU_MEMPHY_CFG_PHY_FIFO_RST, in hal_vcoreiii_ddr_failed()
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/luton/
H A Dluton_icpu_cfg.h223 #define ICPU_MEMPHY_CFG_PHY_FIFO_RST BIT(7) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_icpu_cfg.h235 #define ICPU_MEMPHY_CFG_PHY_FIFO_RST BIT(7) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_icpu_cfg.h274 #define ICPU_MEMPHY_CFG_PHY_FIFO_RST BIT(7) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_icpu_cfg.h281 #define ICPU_MEMPHY_CFG_PHY_FIFO_RST BIT(7) macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_icpu_cfg.h279 #define ICPU_MEMPHY_CFG_PHY_FIFO_RST BIT(7) macro