Home
last modified time | relevance | path

Searched refs:ICPU_MEMCTRL_TIMING2 (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/arch/mips/mach-mscc/include/mach/luton/
H A Dluton_icpu_cfg.h154 #define ICPU_MEMCTRL_TIMING2 0x250 macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/ocelot/
H A Docelot_icpu_cfg.h165 #define ICPU_MEMCTRL_TIMING2 0x12c macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/serval/
H A Dserval_icpu_cfg.h168 #define ICPU_MEMCTRL_TIMING2 0x124 macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/jr2/
H A Djr2_icpu_cfg.h175 #define ICPU_MEMCTRL_TIMING2 0x14c macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/servalt/
H A Dservalt_icpu_cfg.h173 #define ICPU_MEMCTRL_TIMING2 0x12c macro
/openbmc/u-boot/arch/mips/mach-mscc/include/mach/
H A Dddr.h789 writel(MSCC_MEMPARM_TIMING2, BASE_CFG + ICPU_MEMCTRL_TIMING2); in hal_vcoreiii_init_memctl()