Home
last modified time | relevance | path

Searched refs:HHI_VIID_CLK_CNTL (Results 1 – 12 of 12) sorted by relevance

/openbmc/u-boot/drivers/video/meson/
H A Dmeson_vclk.c34 #define HHI_VIID_CLK_CNTL 0x12c /* 0x4b offset in data sheet */ macro
243 hhi_update_bits(HHI_VIID_CLK_CNTL, VCLK2_EN, 0); in meson_venci_cvbs_clock_config()
253 hhi_update_bits(HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
256 hhi_update_bits(HHI_VIID_CLK_CNTL, VCLK2_EN, VCLK2_EN); in meson_venci_cvbs_clock_config()
270 hhi_update_bits(HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
274 hhi_update_bits(HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
276 hhi_update_bits(HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
/openbmc/linux/drivers/gpu/drm/meson/
H A Dmeson_vclk.c60 #define HHI_VIID_CLK_CNTL 0x12c /* 0x4b offset in data sheet */ macro
293 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, VCLK2_EN, 0); in meson_venci_cvbs_clock_config()
304 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
307 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
311 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, VCLK2_EN, VCLK2_EN); in meson_venci_cvbs_clock_config()
325 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
329 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
331 regmap_update_bits(priv->hhi, HHI_VIID_CLK_CNTL, in meson_venci_cvbs_clock_config()
/openbmc/linux/drivers/clk/meson/
H A Dmeson8b.h28 #define HHI_VIID_CLK_CNTL 0x12c /* 0x4b offset in data sheet */ macro
H A Daxg.h52 #define HHI_VIID_CLK_CNTL 0x12c macro
H A Dgxbb.h34 #define HHI_VIID_CLK_CNTL 0x12c /* 0x4b offset in data sheet */ macro
H A Dg12a.h55 #define HHI_VIID_CLK_CNTL 0x12C macro
H A Daxg.c1316 .offset = HHI_VIID_CLK_CNTL,
1407 .offset = HHI_VIID_CLK_CNTL,
1491 .offset = HHI_VIID_CLK_CNTL,
1505 .offset = HHI_VIID_CLK_CNTL,
1519 .offset = HHI_VIID_CLK_CNTL,
1533 .offset = HHI_VIID_CLK_CNTL,
1547 .offset = HHI_VIID_CLK_CNTL,
H A Dgxbb.c1888 .offset = HHI_VIID_CLK_CNTL,
1984 .offset = HHI_VIID_CLK_CNTL,
2068 .offset = HHI_VIID_CLK_CNTL,
2082 .offset = HHI_VIID_CLK_CNTL,
2096 .offset = HHI_VIID_CLK_CNTL,
2110 .offset = HHI_VIID_CLK_CNTL,
2124 .offset = HHI_VIID_CLK_CNTL,
H A Dg12a.c3159 .offset = HHI_VIID_CLK_CNTL,
3250 .offset = HHI_VIID_CLK_CNTL,
3334 .offset = HHI_VIID_CLK_CNTL,
3348 .offset = HHI_VIID_CLK_CNTL,
3362 .offset = HHI_VIID_CLK_CNTL,
3376 .offset = HHI_VIID_CLK_CNTL,
3390 .offset = HHI_VIID_CLK_CNTL,
H A Dmeson8b.c1424 .offset = HHI_VIID_CLK_CNTL,
/openbmc/u-boot/arch/arm/include/asm/arch-meson/
H A Dclock-axg.h51 #define HHI_VIID_CLK_CNTL 0x12c macro
H A Dclock-gx.h33 #define HHI_VIID_CLK_CNTL 0x12c /* 0x4b offset in data sheet */ macro