Home
last modified time | relevance | path

Searched refs:HCLK_I2S1_8CH (Results 1 – 24 of 24) sorted by relevance

/openbmc/u-boot/include/dt-bindings/clock/
H A Drk3228-cru.h89 #define HCLK_I2S1_8CH 443 macro
H A Drk3328-cru.h171 #define HCLK_I2S1_8CH 413 macro
H A Drk3399-cru.h307 #define HCLK_I2S1_8CH 469 macro
/openbmc/linux/include/dt-bindings/clock/
H A Drk3228-cru.h121 #define HCLK_I2S1_8CH 443 macro
H A Drk3308-cru.h159 #define HCLK_I2S1_8CH 165 macro
H A Drk3328-cru.h174 #define HCLK_I2S1_8CH 312 macro
H A Drk3399-cru.h309 #define HCLK_I2S1_8CH 469 macro
H A Drockchip,rk3588-cru.h644 #define HCLK_I2S1_8CH 629 macro
H A Drk3568-cru.h121 #define HCLK_I2S1_8CH 58 macro
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Drockchip,i2s-tdm.yaml168 <&cru HCLK_I2S1_8CH>;
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3228.c588 GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_cpu", 0, RK2928_CLKGATE_CON(8), 8, GFLAGS),
H A Dclk-rk3328.c759 GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_bus_pre", 0, RK3328_CLKGATE_CON(15), 4, GFLAGS),
H A Dclk-rk3308.c837 GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_audio", 0, RK3308_CLKGATE_CON(14), 5, GFLAGS),
H A Dclk-rk3399.c1023 GATE(HCLK_I2S1_8CH, "hclk_i2s1", "hclk_perilp1", 0, RK3399_CLKGATE_CON(34), 1, GFLAGS),
H A Dclk-rk3568.c611 GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_gic_audio", 0,
H A Dclk-rk3588.c2222 GATE(HCLK_I2S1_8CH, "hclk_i2s1_8ch", "hclk_pmu1_root", 0,
/openbmc/u-boot/arch/arm/dts/
H A Drk322x.dtsi133 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
H A Drk3328.dtsi146 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
H A Drk3399.dtsi1501 clocks = <&cru SCLK_I2S1_8CH>, <&cru HCLK_I2S1_8CH>;
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk322x.dtsi140 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3328.dtsi229 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
H A Drk356x.dtsi1092 <&cru HCLK_I2S1_8CH>;
H A Drk3588s.dtsi1512 clocks = <&cru MCLK_I2S1_8CH_TX>, <&cru MCLK_I2S1_8CH_RX>, <&cru HCLK_I2S1_8CH>;
H A Drk3399.dtsi1731 clocks = <&cru SCLK_I2S1_8CH>, <&cru HCLK_I2S1_8CH>;