Home
last modified time | relevance | path

Searched refs:GPUCC_GPU_CC_GFX3D_AON_BCR (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/include/dt-bindings/reset/
H A Dqcom,sm8450-gpucc.h14 #define GPUCC_GPU_CC_GFX3D_AON_BCR 4 macro
/openbmc/linux/include/dt-bindings/clock/
H A Dqcom,gpucc-sm8150.h23 #define GPUCC_GPU_CC_GFX3D_AON_BCR 1 macro
H A Dqcom,gpucc-sm8250.h25 #define GPUCC_GPU_CC_GFX3D_AON_BCR 2 macro
H A Dqcom,sm8550-gpucc.h43 #define GPUCC_GPU_CC_GFX3D_AON_BCR 4 macro
H A Dqcom,sa8775p-gpucc.h41 #define GPUCC_GPU_CC_GFX3D_AON_BCR 5 macro
H A Dqcom,gpucc-sm8350.h43 #define GPUCC_GPU_CC_GFX3D_AON_BCR 4 macro
/openbmc/linux/drivers/clk/qcom/
H A Dgpucc-sm8250.c268 [GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x10a0 },
H A Dgpucc-sm8550.c539 [GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x9198 },
H A Dgpucc-sa8775p.c561 [GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x9198 },
H A Dgpucc-sm8350.c566 [GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x10a0 },
H A Dgpucc-sm8450.c706 [GPUCC_GPU_CC_GFX3D_AON_BCR] = { 0x9198 },