Home
last modified time | relevance | path

Searched refs:GCC_UFS_PHY_ICE_CORE_CLK (Results 1 – 25 of 40) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/crypto/
H A Dqcom,inline-crypto-engine.yaml41 clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
/openbmc/linux/include/dt-bindings/clock/
H A Dqcom,gcc-sc7180.h111 #define GCC_UFS_PHY_ICE_CORE_CLK 101 macro
H A Dqcom,gcc-sm6350.h125 #define GCC_UFS_PHY_ICE_CORE_CLK 114 macro
H A Dqcom,sm7150-gcc.h130 #define GCC_UFS_PHY_ICE_CORE_CLK 118 macro
H A Dqcom,gcc-sm6115.h128 #define GCC_UFS_PHY_ICE_CORE_CLK 120 macro
H A Dqcom,gcc-sc7280.h137 #define GCC_UFS_PHY_ICE_CORE_CLK 127 macro
H A Dqcom,gcc-sm6125.h186 #define GCC_UFS_PHY_ICE_CORE_CLK 177 macro
H A Dqcom,gcc-sm8450.h166 #define GCC_UFS_PHY_ICE_CORE_CLK 154 macro
H A Dqcom,sm6375-gcc.h171 #define GCC_UFS_PHY_ICE_CORE_CLK 160 macro
H A Dqcom,sm8550-gcc.h152 #define GCC_UFS_PHY_ICE_CORE_CLK 141 macro
H A Dqcom,gcc-sdm845.h142 #define GCC_UFS_PHY_ICE_CORE_CLK 132 macro
H A Dqcom,gcc-sm8150.h170 #define GCC_UFS_PHY_ICE_CORE_CLK 160 macro
H A Dqcom,gcc-sm8250.h174 #define GCC_UFS_PHY_ICE_CORE_CLK 164 macro
H A Dqcom,gcc-sm8350.h170 #define GCC_UFS_PHY_ICE_CORE_CLK 158 macro
H A Dqcom,gcc-sc8180x.h195 #define GCC_UFS_PHY_ICE_CORE_CLK 185 macro
H A Dqcom,sa8775p-gcc.h210 #define GCC_UFS_PHY_ICE_CORE_CLK 199 macro
H A Dqcom,gcc-sc8280xp.h282 #define GCC_UFS_PHY_ICE_CORE_CLK 271 macro
/openbmc/linux/drivers/clk/qcom/
H A Dgcc-sdm845.c3634 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
3815 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sm6350.c2444 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sc7180.c2335 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sm7150.c2870 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sm8450.c3140 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sm8550.c3215 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
H A Dgcc-sm8250.c3473 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsm6125.dtsi759 <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;

12