Home
last modified time | relevance | path

Searched refs:GATE_PERI1 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt8135.c444 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
483 GATE_PERI1(CLK_PERI_USBSLV, "usbslv_ck", "axi_sel", 8),
484 GATE_PERI1(CLK_PERI_USB1_MCU, "usb1_mcu_ck", "axi_sel", 7),
485 GATE_PERI1(CLK_PERI_USB0_MCU, "usb0_mcu_ck", "axi_sel", 6),
486 GATE_PERI1(CLK_PERI_GCPU, "gcpu_ck", "gcpu_sel", 5),
487 GATE_PERI1(CLK_PERI_FHCTL, "fhctl_ck", "clk26m", 4),
488 GATE_PERI1(CLK_PERI_SPI1, "spi1_ck", "spi_sel", 3),
489 GATE_PERI1(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 2),
490 GATE_PERI1(CLK_PERI_PERI_PWRAP, "peri_pwrap_ck", "axi_sel", 1),
491 GATE_PERI1(CLK_PERI_I2C6, "i2c6_ck", "axi_sel", 0),
H A Dclk-mt2712.c877 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
913 GATE_PERI1(CLK_PERI_SPI, "per_spi", "spinor_sel", 1),
914 GATE_PERI1(CLK_PERI_I2C5, "per_i2c5", "axi_sel", 3),
915 GATE_PERI1(CLK_PERI_SPI2, "per_spi2", "spi_sel", 5),
916 GATE_PERI1(CLK_PERI_SPI3, "per_spi3", "spi_sel", 6),
917 GATE_PERI1(CLK_PERI_SPI5, "per_spi5", "spi_sel", 8),
918 GATE_PERI1(CLK_PERI_UART4, "per_uart4", "uart_sel", 9),
919 GATE_PERI1(CLK_PERI_SFLASH, "per_sflash", "uart_sel", 11),
920 GATE_PERI1(CLK_PERI_GMAC, "per_gmac", "uart_sel", 12),
921 GATE_PERI1(CLK_PERI_PCIE0, "per_pcie0", "uart_sel", 14),
[all …]
H A Dclk-mt8173-pericfg.c18 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
84 GATE_PERI1(CLK_PERI_SPI, "peri_spi", "spi_sel", 0),
85 GATE_PERI1(CLK_PERI_IRRX, "peri_irrx", "spi_sel", 1),
86 GATE_PERI1(CLK_PERI_I2C6, "peri_i2c6", "axi_sel", 2),
H A Dclk-mt2701.c820 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
857 GATE_PERI1(CLK_PERI_FCI, "fci_ck", "ms_card_sel", 11),
858 GATE_PERI1(CLK_PERI_SPI2, "spi2_ck", "spi2_sel", 10),
859 GATE_PERI1(CLK_PERI_SPI1, "spi1_ck", "spi1_sel", 9),
862 GATE_PERI1(CLK_PERI_HOST89_INT, "host89_int_ck", "axi_sel", 6),
863 GATE_PERI1(CLK_PERI_FLASH, "flash_ck", "nfi2x_sel", 5),
864 GATE_PERI1(CLK_PERI_NFI_PAD, "nfi_pad_ck", "nfi1x_pad", 4),
865 GATE_PERI1(CLK_PERI_NFI_ECC, "nfi_ecc_ck", "nfi1x_pad", 3),
866 GATE_PERI1(CLK_PERI_GCPU, "gcpu_ck", "axi_sel", 2),
867 GATE_PERI1(CLK_PERI_USB_SLV, "usbslv_ck", "axi_sel", 1),
[all …]
H A Dclk-mt7622.c32 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
380 GATE_PERI1(CLK_PERI_FLASH_PD, "peri_flash_pd", "flash_sel", 1),
381 GATE_PERI1(CLK_PERI_IRTX_PD, "peri_irtx_pd", "irtx_sel", 2),
H A Dclk-mt7629.c60 #define GATE_PERI1(_id, _name, _parent, _shift) \ macro
451 GATE_PERI1(CLK_PERI_FLASH_PD, "peri_flash_pd", "flash", 1),
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c638 #define GATE_PERI1(_id, _parent, _shift) { \ macro
680 GATE_PERI1(CLK_PERI_USB1_MCU, CLK_TOP_AXI_SEL, 0),
681 GATE_PERI1(CLK_PERI_USB_SLV, CLK_TOP_AXI_SEL, 1),
682 GATE_PERI1(CLK_PERI_GCPU, CLK_TOP_AXI_SEL, 2),
683 GATE_PERI1(CLK_PERI_NFI_ECC, CLK_TOP_NFI1X_PAD, 3),
684 GATE_PERI1(CLK_PERI_NFI_PAD, CLK_TOP_NFI1X_PAD, 4),
685 GATE_PERI1(CLK_PERI_FLASH, CLK_TOP_NFI2X_SEL, 5),
686 GATE_PERI1(CLK_PERI_HOST89_INT, CLK_TOP_AXI_SEL, 6),
689 GATE_PERI1(CLK_PERI_SPI1, CLK_TOP_SPI1_SEL, 9),
690 GATE_PERI1(CLK_PERI_SPI2, CLK_TOP_SPI2_SEL, 10),
[all …]
H A Dclk-mt7629.c462 #define GATE_PERI1(_id, _parent, _shift) { \ macro
491 GATE_PERI1(CLK_PERI_FLASH_PD, CLK_TOP_FLASH, 1),