FPGA0_PS_UPPER_CHANNEL (reference) in projects: openbmc - OpenGrok search results

Home

Sort by last modified time | relevance | path

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched refs:FPGA0_PS_UPPER_CHANNEL (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/net/wireless/realtek/rtl8xxxu/
H A D	rtl8xxxu_8188e.c	`511 val32 &= ~(FPGA0_PS_LOWER_CHANNEL \| FPGA0_PS_UPPER_CHANNEL); in rtl8188eu_config_channel() 513 val32 \|= FPGA0_PS_UPPER_CHANNEL; in rtl8188eu_config_channel()`
H A D	rtl8xxxu_regs.h	`885 #define FPGA0_PS_UPPER_CHANNEL BIT(27) macro`
H A D	rtl8xxxu_core.c	`1331 val32 &= ~(FPGA0_PS_LOWER_CHANNEL \| FPGA0_PS_UPPER_CHANNEL); in rtl8xxxu_gen1_config_channel() 1333 val32 \|= FPGA0_PS_UPPER_CHANNEL; in rtl8xxxu_gen1_config_channel() 1448 val32 &= ~(FPGA0_PS_LOWER_CHANNEL \| FPGA0_PS_UPPER_CHANNEL); in rtl8xxxu_gen2_config_channel() 1450 val32 \|= FPGA0_PS_UPPER_CHANNEL; in rtl8xxxu_gen2_config_channel()`

served by {OpenGrok

Last Index Update: Sun Apr 06 03:01:05 CDT 2025