DRAMTMG2_TRD2WR (reference) in projects: openbmc

Home

Sort by last modified time | relevance | path

Searched refs:DRAMTMG2_TRD2WR (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A D	ddr2_v3s.c	`60 DRAMTMG2_TRD2WR(trd2wr) \| DRAMTMG2_TWR2RD(twr2rd), in mctl_set_timing_params()`
H A D	lpddr3_stock.c	`59 DRAMTMG2_TRD2WR(trd2wr) \| DRAMTMG2_TWR2RD(twr2rd), in mctl_set_timing_params()`
H A D	ddr3_1333.c	`63 DRAMTMG2_TRD2WR(trd2wr) \| DRAMTMG2_TWR2RD(twr2rd), in mctl_set_timing_params()`
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A D	dram_sunxi_dw.h	`165 #define DRAMTMG2_TRD2WR(x) ((x) << 8) macro`

Last Index Update: Fri Nov 22 03:04:04 CST 2024