Home
last modified time | relevance | path

Searched refs:DP_VID_TIMING (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c312 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0); in enc32_stream_encoder_dp_unblank()
322 REG_UPDATE_2(DP_VID_TIMING, in enc32_stream_encoder_dp_unblank()
H A Ddcn32_resource.h293 SRI_ARR(DP_VID_TIMING, DP, id), SRI_ARR(DP_SEC_AUD_N, DP, id), \
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c321 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0); in enc314_stream_encoder_dp_unblank()
331 REG_UPDATE_2(DP_VID_TIMING, in enc314_stream_encoder_dp_unblank()
H A Ddcn314_dio_stream_encoder.h97 SRI(DP_VID_TIMING, DP, id), \
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c322 REG_UPDATE(DP_VID_TIMING, DP_VID_M_DOUBLE_VALUE_EN, 1); in dce110_stream_encoder_dp_set_stream_attribute()
325 REG_UPDATE(DP_VID_TIMING, DP_VID_N_MUL, 1); in dce110_stream_encoder_dp_set_stream_attribute()
976 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0); in dce110_stream_encoder_dp_unblank()
986 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 1); in dce110_stream_encoder_dp_unblank()
H A Ddce_stream_encoder.h92 SRI(DP_VID_TIMING, DP, id), \
166 SE_SF(DP_VID_TIMING, DP_VID_M_N_GEN_EN, mask_sh),\
312 SE_SF(DP_VID_TIMING, DP_VID_M_DOUBLE_VALUE_EN, mask_sh)
664 uint32_t DP_VID_TIMING; member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_stream_encoder.c499 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0); in enc2_stream_encoder_dp_unblank()
509 REG_UPDATE_2(DP_VID_TIMING, in enc2_stream_encoder_dp_unblank()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.h94 SRI(DP_VID_TIMING, DP, id), \
144 uint32_t DP_VID_TIMING; member
H A Ddcn10_stream_encoder.c990 REG_UPDATE(DP_VID_TIMING, DP_VID_M_N_GEN_EN, 0); in enc1_stream_encoder_dp_unblank()
1000 REG_UPDATE_2(DP_VID_TIMING, in enc1_stream_encoder_dp_unblank()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dio_stream_encoder.h96 SRI(DP_VID_TIMING, DP, id), \