Home
last modified time | relevance | path

Searched refs:DP_STEER_FIFO_RESET (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c340 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc32_stream_encoder_dp_unblank()
343 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc32_stream_encoder_dp_unblank()
H A Ddcn32_dio_stream_encoder.h69 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_dio_stream_encoder.c349 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc314_stream_encoder_dp_unblank()
352 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc314_stream_encoder_dp_unblank()
H A Ddcn314_dio_stream_encoder.h148 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_stream_encoder.c529 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 1); in enc2_stream_encoder_dp_unblank()
532 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc2_stream_encoder_dp_unblank()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.h165 SE_SF(DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
245 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
439 uint8_t DP_STEER_FIFO_RESET; member
571 uint32_t DP_STEER_FIFO_RESET; member
H A Ddce_stream_encoder.c946 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, true); in dce110_stream_encoder_dp_blank()
995 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in dce110_stream_encoder_dp_unblank()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.h235 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\
451 type DP_STEER_FIFO_RESET;\
H A Ddcn10_stream_encoder.c953 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, true); in enc1_stream_encoder_dp_blank()
1011 REG_UPDATE(DP_STEER_FIFO, DP_STEER_FIFO_RESET, 0); in enc1_stream_encoder_dp_unblank()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dio_stream_encoder.h147 SE_SF(DP0_DP_STEER_FIFO, DP_STEER_FIFO_RESET, mask_sh),\