Home
last modified time | relevance | path

Searched refs:DPU_REG_WRITE (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_util.c173 DPU_REG_WRITE(c, in _dpu_hw_setup_scaler3_lut()
225 DPU_REG_WRITE(c, in _dpu_hw_setup_scaler3lite_lut()
401 DPU_REG_WRITE(c, csc_reg_off, val); in dpu_hw_csc_setup()
404 DPU_REG_WRITE(c, csc_reg_off + 0x4, val); in dpu_hw_csc_setup()
407 DPU_REG_WRITE(c, csc_reg_off + 0x8, val); in dpu_hw_csc_setup()
410 DPU_REG_WRITE(c, csc_reg_off + 0xc, val); in dpu_hw_csc_setup()
412 DPU_REG_WRITE(c, csc_reg_off + 0x10, val); in dpu_hw_csc_setup()
416 DPU_REG_WRITE(c, csc_reg_off + 0x14, val); in dpu_hw_csc_setup()
418 DPU_REG_WRITE(c, csc_reg_off + 0x18, val); in dpu_hw_csc_setup()
480 DPU_REG_WRITE(c, offset + QOS_QOS_CTRL, in _dpu_hw_setup_qos_lut()
[all …]
H A Ddpu_hw_dsc_1_2.c79 DPU_REG_WRITE(hw, sblk->ctl.base + DSC_CFG, 0); in dpu_hw_dsc_disable_1_2()
81 DPU_REG_WRITE(hw, sblk->enc.base + ENC_DF_CTRL, 0); in dpu_hw_dsc_disable_1_2()
82 DPU_REG_WRITE(hw, sblk->enc.base + DSC_MAIN_CONF, 0); in dpu_hw_dsc_disable_1_2()
116 DPU_REG_WRITE(hw, DSC_CMN_MAIN_CNF, data); in dpu_hw_dsc_config_1_2()
165 DPU_REG_WRITE(hw, sblk->enc.base + DSC_MISC_SIZE, in dpu_hw_dsc_config_1_2()
173 DPU_REG_WRITE(hw, sblk->enc.base + DSC_RC_SCALE, in dpu_hw_dsc_config_1_2()
236 DPU_REG_WRITE(hw, sblk->ctl.base + DSC_CFG, data); in dpu_hw_dsc_config_1_2()
286 DPU_REG_WRITE(hw, sblk->enc.base + DSC_RC_MIN_QP_0, in dpu_hw_dsc_config_thresh_1_2()
292 DPU_REG_WRITE(hw, sblk->enc.base + DSC_RC_MAX_QP_0, in dpu_hw_dsc_config_thresh_1_2()
305 DPU_REG_WRITE(hw, sblk->enc.base + DSC_RC_MIN_QP_1, in dpu_hw_dsc_config_thresh_1_2()
[all …]
H A Ddpu_hw_dsc.c40 DPU_REG_WRITE(c, DSC_COMMON_MODE, 0); in dpu_hw_dsc_disable()
54 DPU_REG_WRITE(c, DSC_COMMON_MODE, mode); in dpu_hw_dsc_config()
71 DPU_REG_WRITE(c, DSC_ENC, data); in dpu_hw_dsc_config()
75 DPU_REG_WRITE(c, DSC_PICTURE, data); in dpu_hw_dsc_config()
79 DPU_REG_WRITE(c, DSC_SLICE, data); in dpu_hw_dsc_config()
82 DPU_REG_WRITE(c, DSC_CHUNK_SIZE, data); in dpu_hw_dsc_config()
86 DPU_REG_WRITE(c, DSC_DELAY, data); in dpu_hw_dsc_config()
102 DPU_REG_WRITE(c, DSC_BPG_OFFSET, data); in dpu_hw_dsc_config()
106 DPU_REG_WRITE(c, DSC_DSC_OFFSET, data); in dpu_hw_dsc_config()
112 DPU_REG_WRITE(c, DSC_FLATNESS, data); in dpu_hw_dsc_config()
[all …]
H A Ddpu_hw_intf.c207 DPU_REG_WRITE(c, INTF_HSYNC_CTL, hsync_ctl); in dpu_hw_intf_setup_timing_engine()
209 DPU_REG_WRITE(c, INTF_VSYNC_PULSE_WIDTH_F0, in dpu_hw_intf_setup_timing_engine()
222 DPU_REG_WRITE(c, INTF_CONFIG, intf_cfg); in dpu_hw_intf_setup_timing_engine()
233 DPU_REG_WRITE(c, INTF_CONFIG2, intf_cfg2); in dpu_hw_intf_setup_timing_engine()
263 DPU_REG_WRITE(c, INTF_PROG_FETCH_START, in dpu_hw_intf_setup_prg_fetch()
269 DPU_REG_WRITE(c, INTF_CONFIG, fetch_enable); in dpu_hw_intf_setup_prg_fetch()
287 DPU_REG_WRITE(c, INTF_MUX, mux_cfg); in dpu_hw_intf_bind_pingpong_blk()
356 DPU_REG_WRITE(c, INTF_TEAR_SYNC_THRESH, in dpu_hw_intf_enable_te()
359 DPU_REG_WRITE(c, INTF_TEAR_SYNC_WRCOUNT, in dpu_hw_intf_enable_te()
362 DPU_REG_WRITE(c, INTF_TEAR_TEAR_CHECK_EN, 1); in dpu_hw_intf_enable_te()
[all …]
H A Ddpu_hw_dspp.c45 DPU_REG_WRITE(&ctx->hw, base, PCC_DIS); in dpu_setup_dspp_pcc()
49 DPU_REG_WRITE(&ctx->hw, base + PCC_RED_R_OFF, cfg->r.r); in dpu_setup_dspp_pcc()
50 DPU_REG_WRITE(&ctx->hw, base + PCC_RED_G_OFF, cfg->r.g); in dpu_setup_dspp_pcc()
51 DPU_REG_WRITE(&ctx->hw, base + PCC_RED_B_OFF, cfg->r.b); in dpu_setup_dspp_pcc()
53 DPU_REG_WRITE(&ctx->hw, base + PCC_GREEN_R_OFF, cfg->g.r); in dpu_setup_dspp_pcc()
54 DPU_REG_WRITE(&ctx->hw, base + PCC_GREEN_G_OFF, cfg->g.g); in dpu_setup_dspp_pcc()
55 DPU_REG_WRITE(&ctx->hw, base + PCC_GREEN_B_OFF, cfg->g.b); in dpu_setup_dspp_pcc()
57 DPU_REG_WRITE(&ctx->hw, base + PCC_BLUE_R_OFF, cfg->b.r); in dpu_setup_dspp_pcc()
58 DPU_REG_WRITE(&ctx->hw, base + PCC_BLUE_G_OFF, cfg->b.g); in dpu_setup_dspp_pcc()
59 DPU_REG_WRITE(&ctx->hw, base + PCC_BLUE_B_OFF, cfg->b.b); in dpu_setup_dspp_pcc()
[all …]
H A Ddpu_hw_wb.c112 DPU_REG_WRITE(c, WB_ALPHA_X_VALUE, 0xFF); in dpu_hw_wb_setup_format()
113 DPU_REG_WRITE(c, WB_DST_FORMAT, dst_format); in dpu_hw_wb_setup_format()
114 DPU_REG_WRITE(c, WB_DST_OP_MODE, opmode); in dpu_hw_wb_setup_format()
115 DPU_REG_WRITE(c, WB_DST_PACK_PATTERN, pattern); in dpu_hw_wb_setup_format()
116 DPU_REG_WRITE(c, WB_DST_YSTRIDE0, ystride0); in dpu_hw_wb_setup_format()
117 DPU_REG_WRITE(c, WB_DST_YSTRIDE1, ystride1); in dpu_hw_wb_setup_format()
118 DPU_REG_WRITE(c, WB_OUT_SIZE, outsize); in dpu_hw_wb_setup_format()
132 DPU_REG_WRITE(c, WB_OUT_IMAGE_SIZE, image_size); in dpu_hw_wb_roi()
133 DPU_REG_WRITE(c, WB_OUT_XY, out_xy); in dpu_hw_wb_roi()
134 DPU_REG_WRITE(c, WB_OUT_SIZE, out_size); in dpu_hw_wb_roi()
[all …]
H A Ddpu_hw_pingpong.c54 DPU_REG_WRITE(c, base + PP_DITHER_EN, 0); in dpu_hw_pp_setup_dither()
73 DPU_REG_WRITE(c, base + PP_DITHER_EN, 1); in dpu_hw_pp_setup_dither()
92 DPU_REG_WRITE(c, PP_SYNC_CONFIG_VSYNC, cfg); in dpu_hw_pp_enable_te()
97 DPU_REG_WRITE(c, PP_SYNC_THRESH, in dpu_hw_pp_enable_te()
100 DPU_REG_WRITE(c, PP_SYNC_WRCOUNT, in dpu_hw_pp_enable_te()
103 DPU_REG_WRITE(c, PP_TEAR_CHECK_EN, 1); in dpu_hw_pp_enable_te()
111 DPU_REG_WRITE(&pp->hw, PP_AUTOREFRESH_CONFIG, in dpu_hw_pp_setup_autorefresh_config()
139 DPU_REG_WRITE(c, PP_TEAR_CHECK_EN, 0); in dpu_hw_pp_disable_te()
160 DPU_REG_WRITE(c, PP_SYNC_CONFIG_VSYNC, cfg); in dpu_hw_pp_connect_external_te()
262 DPU_REG_WRITE(c, PP_DSC_MODE, 1); in dpu_hw_pp_dsc_enable()
[all …]
H A Ddpu_hw_sspp.c272 DPU_REG_WRITE(c, SSPP_FETCH_CONFIG, in dpu_hw_sspp_setup_format()
278 DPU_REG_WRITE(c, SSPP_UBWC_STATIC_CTRL, in dpu_hw_sspp_setup_format()
285 DPU_REG_WRITE(c, SSPP_UBWC_STATIC_CTRL, in dpu_hw_sspp_setup_format()
321 DPU_REG_WRITE(c, op_mode_off, opmode); in dpu_hw_sspp_setup_format()
446 DPU_REG_WRITE(c, src_xy_off, src_xy); in dpu_hw_sspp_setup_rects()
448 DPU_REG_WRITE(c, out_xy_off, dst_xy); in dpu_hw_sspp_setup_rects()
466 DPU_REG_WRITE(&ctx->hw, SSPP_SRC0_ADDR, in dpu_hw_sspp_setup_sourceaddress()
468 DPU_REG_WRITE(&ctx->hw, SSPP_SRC2_ADDR, in dpu_hw_sspp_setup_sourceaddress()
471 DPU_REG_WRITE(&ctx->hw, SSPP_SRC1_ADDR, in dpu_hw_sspp_setup_sourceaddress()
473 DPU_REG_WRITE(&ctx->hw, SSPP_SRC3_ADDR, in dpu_hw_sspp_setup_sourceaddress()
[all …]
H A Ddpu_hw_ctl.c83 DPU_REG_WRITE(&ctx->hw, CTL_START, 0x1); in dpu_hw_ctl_trigger_start()
95 DPU_REG_WRITE(&ctx->hw, CTL_PREPARE, 0x1); in dpu_hw_ctl_trigger_pending()
133 DPU_REG_WRITE(&ctx->hw, CTL_INTF_FLUSH, in dpu_hw_ctl_trigger_flush_v1()
136 DPU_REG_WRITE(&ctx->hw, CTL_WB_FLUSH, in dpu_hw_ctl_trigger_flush_v1()
142 DPU_REG_WRITE(&ctx->hw, in dpu_hw_ctl_trigger_flush_v1()
148 DPU_REG_WRITE(&ctx->hw, CTL_DSC_FLUSH, in dpu_hw_ctl_trigger_flush_v1()
375 DPU_REG_WRITE(c, CTL_SW_RESET, 0x1); in dpu_hw_ctl_reset_control()
533 DPU_REG_WRITE(c, CTL_TOP, mode_sel); in dpu_hw_ctl_intf_cfg_v1()
538 DPU_REG_WRITE(c, CTL_MERGE_3D_ACTIVE, in dpu_hw_ctl_intf_cfg_v1()
575 DPU_REG_WRITE(c, CTL_TOP, intf_cfg); in dpu_hw_ctl_intf_cfg()
[all …]
H A Ddpu_hw_lm.c58 DPU_REG_WRITE(c, LM_OUT_SIZE, outsize); in dpu_hw_lm_setup_out()
65 DPU_REG_WRITE(c, LM_OP_MODE, op_mode); in dpu_hw_lm_setup_out()
75 DPU_REG_WRITE(c, LM_BORDER_COLOR_0, in dpu_hw_lm_setup_border_color()
78 DPU_REG_WRITE(c, LM_BORDER_COLOR_1, in dpu_hw_lm_setup_border_color()
109 DPU_REG_WRITE(c, LM_BLEND0_CONST_ALPHA + stage_off, const_alpha); in dpu_hw_lm_setup_blend_config_combined_alpha()
110 DPU_REG_WRITE(c, LM_BLEND0_OP + stage_off, blend_op); in dpu_hw_lm_setup_blend_config_combined_alpha()
126 DPU_REG_WRITE(c, LM_BLEND0_FG_ALPHA + stage_off, fg_alpha); in dpu_hw_lm_setup_blend_config()
127 DPU_REG_WRITE(c, LM_BLEND0_BG_ALPHA + stage_off, bg_alpha); in dpu_hw_lm_setup_blend_config()
128 DPU_REG_WRITE(c, LM_BLEND0_OP + stage_off, blend_op); in dpu_hw_lm_setup_blend_config()
142 DPU_REG_WRITE(c, LM_OP_MODE, op_mode); in dpu_hw_lm_setup_color3()
H A Ddpu_hw_top.c60 DPU_REG_WRITE(c, SSPP_SPARE, cfg->split_flush_en ? 0x1 : 0x0); in dpu_hw_setup_split_pipe()
61 DPU_REG_WRITE(c, SPLIT_DISPLAY_LOWER_PIPE_CTRL, lower_pipe); in dpu_hw_setup_split_pipe()
62 DPU_REG_WRITE(c, SPLIT_DISPLAY_UPPER_PIPE_CTRL, upper_pipe); in dpu_hw_setup_split_pipe()
63 DPU_REG_WRITE(c, SPLIT_DISPLAY_EN, cfg->en & 0x1); in dpu_hw_setup_split_pipe()
92 DPU_REG_WRITE(c, reg_off, new_val); in dpu_hw_setup_clk_force_ctrl()
171 DPU_REG_WRITE(c, wd_load_value, in dpu_hw_setup_vsync_source()
174 DPU_REG_WRITE(c, wd_ctl, BIT(0)); /* clear timer */ in dpu_hw_setup_vsync_source()
178 DPU_REG_WRITE(c, wd_ctl2, reg); in dpu_hw_setup_vsync_source()
207 DPU_REG_WRITE(c, MDP_VSYNC_SEL, reg); in dpu_hw_setup_vsync_source_and_vsync_sel()
250 DPU_REG_WRITE(c, HDMI_DP_CORE_SELECT, 0x1); in dpu_hw_intf_audio_select()
H A Ddpu_hw_vbif.c52 DPU_REG_WRITE(c, VBIF_XIN_CLR_ERR, pnd | src); in dpu_hw_clear_errors()
82 DPU_REG_WRITE(c, reg_off, reg_val); in dpu_hw_set_mem_type()
103 DPU_REG_WRITE(c, reg_off, reg_val); in dpu_hw_set_limit_conf()
141 DPU_REG_WRITE(c, VBIF_XIN_HALT_CTRL0, reg_val); in dpu_hw_set_halt_ctrl()
181 DPU_REG_WRITE(c, VBIF_XINL_QOS_RP_REMAP_000 + reg_high, reg_val); in dpu_hw_set_qos_remap()
182 DPU_REG_WRITE(c, reg_lvl + reg_high, reg_val_lvl); in dpu_hw_set_qos_remap()
197 DPU_REG_WRITE(c, VBIF_WRITE_GATHER_EN, reg_val); in dpu_hw_set_write_gather_en()
H A Ddpu_hw_merge3d.c26 DPU_REG_WRITE(c, MERGE_3D_MODE, 0); in dpu_hw_merge_3d_setup_3d_mode()
27 DPU_REG_WRITE(c, MERGE_3D_MUX, 0); in dpu_hw_merge_3d_setup_3d_mode()
30 DPU_REG_WRITE(c, MERGE_3D_MODE, data); in dpu_hw_merge_3d_setup_3d_mode()
H A Ddpu_hw_interrupts.c265 DPU_REG_WRITE(&intr->hw, intr->intr_set[reg_idx].clr_off, in dpu_core_irq()
337 DPU_REG_WRITE(&intr->hw, reg->clr_off, DPU_IRQ_MASK(irq_idx)); in dpu_hw_intr_enable_irq_locked()
339 DPU_REG_WRITE(&intr->hw, reg->en_off, cache_irq_mask); in dpu_hw_intr_enable_irq_locked()
388 DPU_REG_WRITE(&intr->hw, reg->en_off, cache_irq_mask); in dpu_hw_intr_disable_irq_locked()
390 DPU_REG_WRITE(&intr->hw, reg->clr_off, DPU_IRQ_MASK(irq_idx)); in dpu_hw_intr_disable_irq_locked()
415 DPU_REG_WRITE(&intr->hw, in dpu_clear_irqs()
433 DPU_REG_WRITE(&intr->hw, in dpu_disable_all_irqs()
463 DPU_REG_WRITE(&intr->hw, intr->intr_set[reg_idx].clr_off, in dpu_core_irq_read()
H A Ddpu_hw_util.h333 #define DPU_REG_WRITE(c, off, val) dpu_reg_write(c, off, val, #off) macro