Home
last modified time | relevance | path

Searched refs:DISPLAY_RUNTIME_INFO (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_display_device.h41 #define HAS_DISPLAY(i915) (DISPLAY_RUNTIME_INFO(i915)->pipe_mask != 0)
42 #define HAS_DMC(i915) (DISPLAY_RUNTIME_INFO(i915)->has_dmc)
48 #define HAS_DSC(__i915) (DISPLAY_RUNTIME_INFO(__i915)->has_dsc)
50 #define HAS_FBC(i915) (DISPLAY_RUNTIME_INFO(i915)->fbc_mask != 0)
67 #define HAS_TRANSCODER(i915, trans) ((DISPLAY_RUNTIME_INFO(i915)->cpu_transcoder_mask & \
70 #define INTEL_NUM_PIPES(i915) (hweight8(DISPLAY_RUNTIME_INFO(i915)->pipe_mask))
H A Dintel_display.h108 #define sprite_name(p, s) ((p) * DISPLAY_RUNTIME_INFO(dev_priv)->num_sprites[(p)] + (s) + 'A')
224 for_each_if(DISPLAY_RUNTIME_INFO(__dev_priv)->pipe_mask & BIT(__p))
232 for_each_if (DISPLAY_RUNTIME_INFO(__dev_priv)->cpu_transcoder_mask & BIT(__t))
240 (__s) < DISPLAY_RUNTIME_INFO(__dev_priv)->num_sprites[(__p)]; \
H A Dintel_crtc.c309 crtc->num_scalers = DISPLAY_RUNTIME_INFO(dev_priv)->num_scalers[pipe]; in intel_crtc_init()
H A Dintel_fbc.c60 for_each_if(DISPLAY_RUNTIME_INFO(__dev_priv)->fbc_mask & BIT(__fbc_id))
1718 DISPLAY_RUNTIME_INFO(i915)->fbc_mask = 0; in intel_fbc_init()
H A Dintel_cursor.c817 zpos = DISPLAY_RUNTIME_INFO(dev_priv)->num_sprites[pipe] + 1; in intel_cursor_plane_create()
H A Dintel_display_device.c881 struct intel_display_runtime_info *display_runtime = DISPLAY_RUNTIME_INFO(i915); in intel_display_device_info_runtime_init()
H A Dskl_universal_plane.c1944 if ((DISPLAY_RUNTIME_INFO(dev_priv)->fbc_mask & BIT(fbc_id)) == 0) in skl_plane_has_fbc()
H A Dintel_hdcp.c1111 return DISPLAY_RUNTIME_INFO(i915)->has_hdcp && in is_hdcp_supported()
H A Dintel_display.c3381 return pipes & DISPLAY_RUNTIME_INFO(i915)->pipe_mask; in bigjoiner_pipes()
7443 return !drm_WARN(&i915->drm, !(DISPLAY_RUNTIME_INFO(i915)->port_mask & BIT(port)), in assert_port_valid()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_device_info.c244 DISPLAY_RUNTIME_INFO(i915)->port_mask &= ~BIT(PORT_D); in intel_device_info_subplatform_init()
251 DISPLAY_RUNTIME_INFO(i915)->port_mask &= ~BIT(PORT_D); in intel_device_info_subplatform_init()
255 DISPLAY_RUNTIME_INFO(i915)->port_mask |= BIT(PORT_F); in intel_device_info_subplatform_init()
439 memcpy(DISPLAY_RUNTIME_INFO(i915), in intel_device_info_driver_create()
441 sizeof(*DISPLAY_RUNTIME_INFO(i915))); in intel_device_info_driver_create()
444 DISPLAY_RUNTIME_INFO(i915)->ip.ver = ver; in intel_device_info_driver_create()
445 DISPLAY_RUNTIME_INFO(i915)->ip.rel = rel; in intel_device_info_driver_create()
446 DISPLAY_RUNTIME_INFO(i915)->ip.step = step; in intel_device_info_driver_create()
H A Dintel_step.c169 step.display_step = STEP_A0 + DISPLAY_RUNTIME_INFO(i915)->ip.step; in intel_step_init()
H A Di915_drv.h420 #define DISPLAY_RUNTIME_INFO(i915) (&(i915)->display.info.__runtime_info) macro
439 #define DISPLAY_VER(i915) (DISPLAY_RUNTIME_INFO(i915)->ip.ver)
H A Di915_debugfs.c70 intel_display_device_info_print(DISPLAY_INFO(i915), DISPLAY_RUNTIME_INFO(i915), &p); in i915_capabilities()
H A Di915_driver.c700 DISPLAY_RUNTIME_INFO(dev_priv), &p); in i915_welcome_messages()
H A Di915_gpu_error.c2002 memcpy(&error->display_runtime_info, DISPLAY_RUNTIME_INFO(i915), in capture_gen()