Home
last modified time | relevance | path

Searched refs:DIDT_TD_CTRL0__PHASE_OFFSET_MASK (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_powertune.c187 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
329 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
471 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
614 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
796 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD…
H A Dvega10_powertune.c218 …{ ixDIDT_TD_CTRL0, DIDT_TD_CTRL0__PHASE_OFFSET_MASK, DIDT_TD_CTRL0__PHASE_OFF…
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h18359 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
H A Dgfx_8_1_sh_mask.h21203 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
H A Dgfx_8_0_sh_mask.h20597 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK 0xc macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h29233 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
H A Dgc_9_1_sh_mask.h30444 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
H A Dgc_9_2_1_sh_mask.h30718 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
H A Dgc_9_4_2_sh_mask.h532 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
H A Dgc_10_1_0_sh_mask.h43614 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro
H A Dgc_10_3_0_sh_mask.h48823 #define DIDT_TD_CTRL0__PHASE_OFFSET_MASK … macro