Home
last modified time | relevance | path

Searched refs:DDR_CDR2_VREF_TRAIN_EN (Results 1 – 10 of 10) sorted by relevance

/openbmc/u-boot/board/freescale/ls1046aqds/
H A Dddr.c89 DDR_CDR2_VREF_TRAIN_EN | DDR_CDR2_VREF_RANGE_2; in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/ls1046ardb/
H A Dddr.c94 DDR_CDR2_VREF_TRAIN_EN | DDR_CDR2_VREF_RANGE_2; in fsl_ddr_board_options()
/openbmc/u-boot/board/freescale/ls1088a/
H A Dddr.c111 DDR_CDR2_VREF_TRAIN_EN | DDR_CDR2_VREF_RANGE_2; in fsl_ddr_board_options()
/openbmc/u-boot/include/configs/
H A Dls1021aiot.h51 #define DDR_CDR2_VREF_TRAIN_EN 0x00000080 macro
H A Dls1021atwr.h52 #define DDR_CDR2_VREF_TRAIN_EN 0x00000080 macro
/openbmc/u-boot/drivers/ddr/fsl/
H A Dfsl_ddr_gen4.c224 regs->ddr_cdr2 & ~DDR_CDR2_VREF_TRAIN_EN); in fsl_ddr_set_memctl_regs()
261 regs->ddr_cdr2 & ~DDR_CDR2_VREF_TRAIN_EN); in fsl_ddr_set_memctl_regs()
272 regs->ddr_cdr2 | DDR_CDR2_VREF_TRAIN_EN); in fsl_ddr_set_memctl_regs()
H A Darm_ddr_gen3.c136 regs->ddr_cdr2 & ~DDR_CDR2_VREF_TRAIN_EN); in fsl_ddr_set_memctl_regs()
H A Dmpc85xx_ddr_gen3.c159 regs->ddr_cdr2 & ~DDR_CDR2_VREF_TRAIN_EN); in fsl_ddr_set_memctl_regs()
/openbmc/u-boot/include/
H A Dfsl_ddr_sdram.h183 #define DDR_CDR2_VREF_TRAIN_EN 0x00000080 macro
/openbmc/u-boot/board/freescale/ls1021atwr/
H A Dls1021atwr.c164 DDR_DDR_CDR2 & ~DDR_CDR2_VREF_TRAIN_EN); in ddrmc_init()