Home
last modified time | relevance | path

Searched refs:DDRPHYC (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/doc/device-tree-bindings/memory-controllers/
H A Dst,stm32mp1-ddr.txt1 ST,stm32mp1 DDR3/LPDDR2/LPDDR3 Controller (DDRCTRL and DDRPHYC)
7 - reg : controleur (DDRCTRL) and phy (DDRPHYC) base address
164 <&rcc_clk DDRPHYC>,
/openbmc/u-boot/arch/arm/dts/
H A Dstm32mp15-ddr.dtsi19 <&rcc DDRPHYC>,
/openbmc/linux/include/dt-bindings/clock/
H A Dstm32mp13-clks.h182 #define DDRPHYC 150 macro
H A Dstm32mp1-clks.h240 #define DDRPHYC 224 macro
/openbmc/u-boot/include/dt-bindings/clock/
H A Dstm32mp1-clks.h240 #define DDRPHYC 224 macro
/openbmc/u-boot/drivers/clk/
H A Dclk_stm32mp1.c501 STM32MP1_CLK_F(RCC_DDRITFCR, 4, DDRPHYC, _PLL2_R),