Home
last modified time | relevance | path

Searched refs:DDR3PHY_CTRL_PHY_RESET_OFF (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Dexynos5_setup.h252 #define DDR3PHY_CTRL_PHY_RESET_OFF (0 << 0) macro
H A Ddmc_init_ddr3.c31 writel(DDR3PHY_CTRL_PHY_RESET_OFF, &clk->lpddr3phy_ctrl); in reset_phy_ctrl()