Home
last modified time | relevance | path

Searched refs:CSR3 (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/net/ethernet/amd/
H A Dsun3lance.c206 #define CSR3 3 /* misc */ macro
501 REGA(CSR3) = CSR3_BSWP | CSR3_ACON | CSR3_BCON; in lance_init_ring()
503 REGA(CSR3) = CSR3_BSWP; in lance_init_ring()
533 REGA(CSR3) = CSR3_BSWP; in lance_start_xmit()
704 REGA(CSR3) = CSR3_BSWP; in lance_interrupt()
742 REGA(CSR3) = CSR3_BSWP; in lance_interrupt()
914 REGA( CSR3 ) = CSR3_BSWP; in set_multicast_list()
H A Datarilance.c306 #define CSR3 3 /* misc */ macro
651 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in lance_open()
742 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in lance_tx_timeout()
1104 REGA( CSR3 ) = CSR3_BSWP | (lp->cardtype == PAM_CARD ? CSR3_ACON : 0); in set_multicast_list()
H A Dariadne.h65 #define CSR3 0x0300 /* - Interrupt Masks and Deferral Control */ macro
H A Dpcnet32.c202 #define CSR3 3 macro
462 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_netif_start()
464 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_netif_start()
1409 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_poll()
1411 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_poll()
2254 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_open()
2256 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_open()
2601 val = lp->a->read_csr(ioaddr, CSR3); in pcnet32_interrupt()
2603 lp->a->write_csr(ioaddr, CSR3, val); in pcnet32_interrupt()
H A Dariadne.c427 lance->RAP = CSR3; /* Interrupt Masks and Deferral Control */ in ariadne_open()
/openbmc/linux/drivers/net/ethernet/dec/tulip/
H A Dxircom_cb.c51 #define CSR3 0x18 macro
592 xw32(CSR3, address); /* Receive descr list address */ in setup_descriptors()
630 xw32(CSR3, val); /* Receive descriptor address */ in remove_descriptors()
H A Dtulip.h109 CSR3 = 0x18, enumerator
H A Dtulip_core.c321 iowrite32(tp->rx_ring_dma, ioaddr + CSR3); in tulip_up()
/openbmc/linux/drivers/net/wireless/ralink/rt2x00/
H A Drt2400pci.h76 #define CSR3 0x000c macro
H A Drt2500pci.h87 #define CSR3 0x000c macro
H A Drt2400pci.c303 rt2x00mmio_register_multiwrite(rt2x00dev, CSR3, in rt2400pci_config_intf()
H A Drt2500pci.c309 rt2x00mmio_register_multiwrite(rt2x00dev, CSR3, in rt2500pci_config_intf()