Home
last modified time | relevance | path

Searched refs:CPU_LOG_INT (Results 1 – 25 of 38) sorted by relevance

12

/openbmc/qemu/target/arm/tcg/
H A Dm_helper.c317 qemu_log_mask(CPU_LOG_INT, in v7m_stack_read()
324 qemu_log_mask(CPU_LOG_INT, in v7m_stack_read()
668 qemu_log_mask(CPU_LOG_INT, in arm_v7m_load_vector()
802 qemu_log_mask(CPU_LOG_INT, in v7m_push_callee_stack()
945 qemu_log_mask(CPU_LOG_INT, in v7m_exception_taken()
1229 qemu_log_mask(CPU_LOG_INT, in v7m_push_stack()
1274 qemu_log_mask(CPU_LOG_INT, in v7m_push_stack()
2008 qemu_log_mask(CPU_LOG_INT, in v7m_read_half_insn()
2070 qemu_log_mask(CPU_LOG_INT, in v7m_read_sg_stack_word()
2178 qemu_log_mask(CPU_LOG_INT, in v7m_handle_execute_nsc()
[all …]
/openbmc/qemu/target/microblaze/
H A Dhelper.c126 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
145 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
175 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
189 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
215 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
218 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
222 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_interrupt()
282 qemu_log_mask(CPU_LOG_INT, in mb_cpu_do_unaligned_access()
H A Dop_helper.c374 qemu_log_mask(CPU_LOG_INT, "Stack protector violation at " in helper_stackprot()
405 qemu_log_mask(CPU_LOG_INT, "Transaction failed: vaddr 0x%" VADDR_PRIx in mb_cpu_transaction_failed()
/openbmc/qemu/target/rx/
H A Dhelper.c70 qemu_log_mask(CPU_LOG_INT, "fast interrupt raised\n"); in rx_cpu_do_interrupt()
80 qemu_log_mask(CPU_LOG_INT, in rx_cpu_do_interrupt()
116 qemu_log_mask(CPU_LOG_INT, "exception 0x%02x [%s] raised\n", in rx_cpu_do_interrupt()
/openbmc/qemu/target/xtensa/
H A Dexc_helper.c211 qemu_log_mask(CPU_LOG_INT, in xtensa_cpu_do_interrupt()
235 qemu_log_mask(CPU_LOG_INT, "%s(%d) " in xtensa_cpu_do_interrupt()
246 qemu_log_mask(CPU_LOG_INT, in xtensa_cpu_do_interrupt()
/openbmc/qemu/target/loongarch/tcg/
H A Dop_helper.c117 qemu_log_mask(CPU_LOG_INT, "%s: TLBRERA " TARGET_FMT_lx "\n", in helper_ertn()
124 qemu_log_mask(CPU_LOG_INT, "%s: ERA " TARGET_FMT_lx "\n", in helper_ertn()
/openbmc/qemu/hw/xtensa/
H A Dmx_pic.c137 qemu_log_mask(CPU_LOG_INT, "%s: CPU %d, irq: %08x, changed_irq: %08x\n", in xtensa_mx_pic_update_cpu()
257 qemu_log_mask(CPU_LOG_INT, in xtensa_mx_pic_ext_reg_write()
305 qemu_log_mask(CPU_LOG_INT, in xtensa_mx_pic_set_irq()
H A Dpic_cpu.c50 qemu_log_mask(CPU_LOG_INT, in check_interrupts()
/openbmc/qemu/hw/intc/
H A Dloongson_liointc.c150 qemu_log_mask(CPU_LOG_INT, "%s: size=%d, addr=%"HWADDR_PRIx", val=%x\n", in liointc_read()
162 qemu_log_mask(CPU_LOG_INT, "%s: size=%d, addr=%"HWADDR_PRIx", val=%x\n", in liointc_write()
H A Dppc-uic.c47 # define LOG_UIC(...) qemu_log_mask(CPU_LOG_INT, ## __VA_ARGS__)
/openbmc/qemu/include/qemu/
H A Dlog.h21 #define CPU_LOG_INT (1 << 4) macro
/openbmc/qemu/target/i386/tcg/sysemu/
H A Dseg_helper.c207 qemu_log_mask(CPU_LOG_INT, in x86_cpu_exec_interrupt()
215 qemu_log_mask(CPU_LOG_INT, in x86_cpu_exec_interrupt()
H A Dsmm_helper.c43 qemu_log_mask(CPU_LOG_INT, "SMM: enter\n"); in do_smm_enter()
44 log_cpu_state_mask(CPU_LOG_INT, CPU(cpu), CPU_DUMP_CCOP); in do_smm_enter()
317 qemu_log_mask(CPU_LOG_INT, "SMM: after RSM\n"); in helper_rsm()
318 log_cpu_state_mask(CPU_LOG_INT, CPU(cpu), CPU_DUMP_CCOP); in helper_rsm()
/openbmc/qemu/target/openrisc/
H A Dinterrupt.c86 qemu_log_mask(CPU_LOG_INT, "CPU: %d INT: %s\n", in openrisc_cpu_do_interrupt()
/openbmc/qemu/target/mips/tcg/
H A Dexception.c144 qemu_log_mask(CPU_LOG_INT, "%s: %d (%s) %d\n", in do_raise_exception_err()
/openbmc/qemu/target/hppa/
H A Dsys_helper.c98 if (qemu_loglevel_mask(CPU_LOG_INT)) { in HELPER()
H A Dint_helper.c209 if (qemu_loglevel_mask(CPU_LOG_INT)) { in hppa_cpu_do_interrupt()
/openbmc/qemu/target/sparc/
H A Dint32_helper.c105 if (qemu_loglevel_mask(CPU_LOG_INT)) { in sparc_cpu_do_interrupt()
H A Dint64_helper.c138 if (qemu_loglevel_mask(CPU_LOG_INT)) { in sparc_cpu_do_interrupt()
/openbmc/qemu/target/i386/tcg/
H A Dexcp_helper.c53 qemu_log_mask(CPU_LOG_INT, "check_exception old: 0x%x new 0x%x\n", in check_exception()
/openbmc/qemu/target/s390x/tcg/
H A Dexcp_helper.c42 qemu_log_mask(CPU_LOG_INT, "program interrupt at %#" PRIx64 "\n", in tcg_s390_program_interrupt()
258 qemu_log_mask(CPU_LOG_INT, in do_program_interrupt()
501 qemu_log_mask(CPU_LOG_INT, "%s: %d at psw=%" PRIx64 ":%" PRIx64 "\n", in s390_cpu_do_interrupt()
/openbmc/qemu/target/loongarch/
H A Dcpu.c95 qemu_log_mask(CPU_LOG_INT, "%s: exception: %d (%s)\n", in do_raise_exception()
173 qemu_log_mask(CPU_LOG_INT, in loongarch_cpu_do_interrupt()
273 qemu_log_mask(CPU_LOG_INT, in loongarch_cpu_do_interrupt()
287 qemu_log_mask(CPU_LOG_INT, in loongarch_cpu_do_interrupt()
/openbmc/qemu/target/cris/
H A Dhelper.c151 qemu_log_mask(CPU_LOG_INT, "%s isr=%x vec=%x ccs=%x pid=%d erp=%x\n", in crisv10_cpu_do_interrupt()
/openbmc/qemu/target/m68k/
H A Dop_helper.c214 if (qemu_loglevel_mask(CPU_LOG_INT)) { in cf_interrupt_all()
294 if (qemu_loglevel_mask(CPU_LOG_INT)) { in m68k_interrupt_all()
376 if (qemu_loglevel_mask(CPU_LOG_INT)) { in m68k_interrupt_all()
/openbmc/qemu/util/
H A Dlog.c473 { CPU_LOG_INT, "int",

12